OpenRAM/compiler/tests/22_psram_1bank_2mux_func_te...

69 lines
2.5 KiB
Python
Raw Normal View History

2018-10-25 17:56:23 +02:00
#!/usr/bin/env python3
# See LICENSE for licensing information.
#
# Copyright (c) 2016-2022 Regents of the University of California and The Board
2019-06-14 17:43:41 +02:00
# of Regents for the Oklahoma Agricultural and Mechanical College
# (acting for and on behalf of Oklahoma State University)
# All rights reserved.
#
2022-11-27 22:01:20 +01:00
import sys, os
2018-10-25 17:56:23 +02:00
import unittest
from testutils import *
2022-11-27 22:01:20 +01:00
import openram
from openram import debug
from openram.sram_factory import factory
from openram import OPTS
2018-10-25 17:56:23 +02:00
2020-09-29 22:43:59 +02:00
2019-07-18 23:49:54 +02:00
class psram_1bank_2mux_func_test(openram_test):
2018-10-25 17:56:23 +02:00
def runTest(self):
config_file = "{}/tests/configs/config".format(os.getenv("OPENRAM_HOME"))
2022-11-27 22:01:20 +01:00
openram.init_openram(config_file, is_unit_test=True)
2018-10-25 17:56:23 +02:00
OPTS.analytical_delay = False
OPTS.netlist_only = True
OPTS.trim_netlist = False
2022-07-22 18:52:38 +02:00
2018-10-25 17:56:23 +02:00
OPTS.bitcell = "pbitcell"
OPTS.replica_bitcell="replica_pbitcell"
2019-07-18 23:49:54 +02:00
OPTS.dummy_bitcell="dummy_pbitcell"
OPTS.num_rw_ports = 1
2019-07-18 23:49:54 +02:00
OPTS.num_r_ports = 0
OPTS.num_w_ports = 1
2020-11-03 15:29:17 +01:00
2018-10-25 17:56:23 +02:00
# This is a hack to reload the characterizer __init__ with the spice version
from importlib import reload
2022-11-27 22:01:20 +01:00
from openram import characterizer
2018-10-25 17:56:23 +02:00
reload(characterizer)
2022-11-27 22:01:20 +01:00
from openram.characterizer import functional
from openram import sram_config
c = sram_config(word_size=2,
num_words=32,
2018-10-25 17:56:23 +02:00
num_banks=1)
c.words_per_row=2
c.recompute_sizes()
2019-07-27 20:14:56 +02:00
debug.info(1, "Functional test for {}rw,{}r,{}w psram with"
"{} bit words, {} words, {} words per row, {} banks".format(OPTS.num_rw_ports,
OPTS.num_r_ports,
OPTS.num_w_ports,
c.word_size,
c.num_words,
c.words_per_row,
c.num_banks))
s = factory.create(module_type="sram", sram_config=c)
f = functional(s.s)
2018-10-25 17:56:23 +02:00
(fail, error) = f.run()
2020-09-29 22:43:59 +02:00
self.assertTrue(fail, error)
2020-11-03 15:29:17 +01:00
2022-11-27 22:01:20 +01:00
openram.end_openram()
2020-11-03 15:29:17 +01:00
# run the test from the command line
2018-10-25 17:56:23 +02:00
if __name__ == "__main__":
2022-11-27 22:01:20 +01:00
(OPTS, args) = openram.parse_args()
2018-10-25 17:56:23 +02:00
del sys.argv[1:]
header(__file__, OPTS.tech_name)
unittest.main(testRunner=debugTestRunner())