luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
17,493 Commits 134 Branches 69 Tags 66 MiB

Default Branch

main

d4f39588a7 · Merge pull request #6038 from YosysHQ/emil/dfflibmap-fix-resetval · Updated 2026-07-14 20:41:59 +02:00
 ZIP  TAR.GZ

Branches

jix/pr5266-rebase

ae0ca7578a · Use a pool of ABC processes. · Updated 2025-09-15 17:22:15 +02:00
1718
0
 Included
 ZIP  TAR.GZ
jix/pr5243

38e2cf7d48 · Maintain logging ABI compatiblity with YosysHQ Verific Extensions · Updated 2025-09-09 10:55:05 +02:00
1772
14
 ZIP  TAR.GZ
jix/pr5304

e7f210b817 · Remove .c_str() from stringf parameters · Updated 2025-09-08 18:15:32 +02:00
1795
2
 ZIP  TAR.GZ
jix/pr5324

5819027ce7 · Disable flaky arch/anlogic/mux test · Updated 2025-09-08 17:08:13 +02:00
1795
14
 ZIP  TAR.GZ
emil/nix-ccache

27a1257f7b · flake: add ccache for devshell · Updated 2025-09-08 12:24:27 +02:00
1795
2
 ZIP  TAR.GZ
emil/bufnorm-jix-refactor

39027dd374 · fixup! check: add bufnorm invariant check · Updated 2025-08-15 12:19:03 +02:00
1918
12
 ZIP  TAR.GZ
lofty/gatemate-no-const-mult

1c73870f4d · synth_gatemate: add -noconstmult option · Updated 2025-08-07 09:11:06 +02:00
2025
1
 ZIP  TAR.GZ
emil/segfault-command

41dc3e4180 · segfault: init · Updated 2025-07-28 20:01:55 +02:00
2189
1
 ZIP  TAR.GZ
emil/opensta-verilog-export-liberty-stubber

b97e37e8e7 · icell_liberty: flops · Updated 2025-07-18 13:32:49 +02:00
2253
7
 ZIP  TAR.GZ
emil/codeowners-verilog-ast

7b2bf1fe2e · CODEOWNERS: add myself for verilog frontend and ast layer · Updated 2025-06-24 10:54:13 +02:00
2261
1
 ZIP  TAR.GZ
emil/json-wide

efde8319dc · json: add -wide mode which permits no non-trivial sigspecs · Updated 2025-06-21 16:47:36 +02:00
2257
1
 ZIP  TAR.GZ
lofty/gatemate-abc_new

09dd419183 · wip · Updated 2025-06-07 03:06:42 +02:00
2290
2
 ZIP  TAR.GZ
emil/break-dict-order

6cd5921c2e · hashlib: break dict by reversing the iterator order · Updated 2025-05-30 16:43:55 +02:00
2312
1
 ZIP  TAR.GZ
emil/ast-ownership-less-state

33376da034 · ConstParser instead of const2ast using global state · Updated 2025-05-26 17:16:24 +02:00
2333
9
 ZIP  TAR.GZ
backends/verilog/verilog_backend.cc

45452c18b2 · write_verilog: write module ports in order · Updated 2025-05-14 14:34:50 +02:00
2373
1
 ZIP  TAR.GZ
emil/fix-design-lifetime-with-pyosys

586fa033a6 · design: ensure all_modules outlives pass when building WITH_PYTHON · Updated 2025-05-10 17:19:51 +02:00
2373
1
 ZIP  TAR.GZ
emil/check-harder

068dd77a14 · check: fix up tests · Updated 2025-05-08 15:30:49 +02:00
2477
6
 ZIP  TAR.GZ
emil/check-harder-fix-tests

68c11321c0 · remove invalid tests · Updated 2025-05-07 17:52:31 +02:00
2477
3
 ZIP  TAR.GZ
emil/aiger-no_version

11c846de5c · aiger, xaiger, aiger2: add -no_version · Updated 2025-04-30 19:51:35 +02:00
2404
1
 ZIP  TAR.GZ
emil/quicklogic-sv-empty-param-workaround

ff2a8af545 · quicklogic: workaround for #5069 · Updated 2025-04-28 16:01:12 +02:00
2414
1
 ZIP  TAR.GZ