luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
16,908 Commits 133 Branches 65 Tags 61 MiB
Commit Graph

16908 Commits

Author SHA1 Message Date
Miodrag Milanović f7b19774b7
Merge pull request #5795 from YosysHQ/update_abc 
Update ABC as per 2026-04-08
 2026-04-08 12:04:18 +00:00
Miodrag Milanovic 6b5cd74d7e Update ABC as per 2026-04-08 2026-04-08 13:29:08 +02:00
Emil J b485173428
Merge pull request #5792 from YosysHQ/emil/toposort-stability 
toposort: avoid run to run variance caused by pointer sensitivity
 2026-04-08 08:51:47 +00:00
Lofty a96cf8cc2b
Merge pull request #5789 from YosysHQ/lofty/abc-refactor-3 
aig-related cleanup [sc-269]
 2026-04-07 09:05:18 +00:00
Emil J. Tywoniak 41b69df2cb abc_new: stable TopoSort 2026-04-06 15:09:52 +02:00
Emil J. Tywoniak cd49dc7be8 cxxrtl: stable TopoSort 2026-04-06 15:09:52 +02:00
Emil J. Tywoniak 41b41fefb3 utils: forbid the use of std::less on pointers in TopoSort 2026-04-06 15:09:52 +02:00
Emil J. Tywoniak 2033df5958 utils: refactor TopoSort 2026-04-06 15:09:52 +02:00
Miodrag Milanović 37ca545b65
Merge pull request #5791 from YosysHQ/ci_macos 
Enable macOS builds
 2026-04-03 06:54:30 +00:00
Miodrag Milanovic d58e0447c7 Enable macOS builds 2026-04-03 07:59:00 +02:00
Lofty b55fd6718b write_xaiger2: fix indentation 2026-04-02 10:47:08 +01:00
Emil J cede13a742
Merge pull request #5765 from YosysHQ/emil/muxpack-wide-port 
muxpack: fix wide Y port handling
 2026-03-31 10:49:39 +00:00
Emil J ecaaea8734
Merge pull request #5786 from YosysHQ/gus/muxpack-wide-y-test 
Regression test for #5765
 2026-03-31 12:47:08 +02:00
Lofty 568a31c83a write_xaiger2: fix function argument evaluation order 2026-03-31 10:40:58 +01:00
Lofty 162eeea29a cellaigs: remove some dead code 2026-03-31 09:37:18 +01:00
Lofty 240439bdb0
Merge pull request #5781 from YosysHQ/update_abc 
Update ABC as per 2026-03-27
 2026-03-30 16:37:29 +00:00
Lofty 903695892a
Merge pull request #5784 from YosysHQ/lofty/abc-changelog 
changelog: update for abc changes
 2026-03-30 16:36:08 +00:00
Gus Smith 6a5fea1b27 Regression test for #5765 2026-03-30 08:59:28 -07:00
Lofty 0f87fd8ef6 changelog: update for abc changes 2026-03-30 15:24:07 +01:00
Miodrag Milanovic 417e871b06 Fix tests due to ABC improvements 2026-03-30 15:23:27 +01:00
Miodrag Milanovic 23cfeabfe1 Update ABC as per 2026-03-27 2026-03-30 15:23:27 +01:00
Miodrag Milanović 74fef31bf2
Merge pull request #5773 from rocallahan/num-active-workers 
Prevent race on `num_active_worker_threads_`.
 2026-03-27 19:23:30 +00:00
Miodrag Milanović 18bcd0b499
Merge pull request #5785 from YosysHQ/fix_ci_temp 
CI: temporary disable macos for testing
 2026-03-27 17:34:18 +00:00
Miodrag Milanovic d37b02af03 CI: temporary disable macos for testing 2026-03-27 17:46:14 +01:00
Miodrag Milanović ebfe5b2c06
Merge pull request #5774 from Silimate/atondapu/sim-cache-sigmap 
sim: cache sigmap in register_output_step_values
 2026-03-25 06:40:01 +00:00
tondapusili 5b22e64d19 sim: cache sigmap in register_output_step_values 2026-03-24 16:10:11 -07:00
Robert O'Callahan 290fb0556d Prevent race on `num_active_worker_threads_`. 
The core issue here is that we need to ensure `num_active_worker_threads_`
is read before incrementing `done_workers`. See the comments
added in this PR to explain why, and why the resulting code is
race-free.
 2026-03-24 22:20:18 +00:00
Miodrag Milanović 66306a8ca3
Merge pull request #5769 from Silimate/optimize_sim_pass 
sim: early return from checkSignals in sim mode
 2026-03-23 17:19:26 +00:00
Miodrag Milanović cc915b4c76
Merge pull request #5717 from zaun/latch-support 
gowin: add hardware latch support (DL/DLN/DLC/DLP variants)
 2026-03-23 16:51:30 +00:00
Emil J b44188110b
Merge pull request #5764 from YosysHQ/emil/constmap-error 
constmap: error if no -cell set
 2026-03-23 15:15:04 +00:00
Emil J 7b2ab9b245
Merge pull request #5763 from YosysHQ/emil/c-slow-init 
genrtlil: fast memory initialization
 2026-03-23 10:21:21 +00:00
tondapusili 69219e6be0 sim: early-return from checkSignals in sim mode 2026-03-20 12:32:49 -07:00
Miodrag Milanović 5fd39ff3e1
Merge pull request #5766 from YosysHQ/upgrade_ci 
Upgrade CI actions
 2026-03-19 18:06:50 +00:00
Emil J dc77140275
Merge pull request #5731 from YosysHQ/nella/wall-clock 
Implement wall clock time measurement
 2026-03-19 16:21:26 +00:00
nella ee0461eb00 Change time log format. 2026-03-19 14:38:22 +01:00
nella d6ab610622 Implement wall clock time meas. 2026-03-19 14:38:22 +01:00
Miodrag Milanovic 2a8024ea4a Upgrade CI actions 2026-03-19 12:22:57 +01:00
Lofty f560cba952
Merge pull request #5757 from YosysHQ/lofty/abc9-refactor-3 
abc9: remove -fast [sc-269]
 2026-03-19 08:41:45 +00:00
Lofty 27210627e5 abc9: remove -fast 2026-03-19 07:30:23 +00:00
Lofty 8d1d5a25e5
Merge pull request #5760 from YosysHQ/lofty/abc-refactor-2 
abc: remove -S [sc-269]
 2026-03-19 07:26:54 +00:00
Lofty 05de1c4ae2
Merge pull request #5759 from YosysHQ/lofty/abc9-refactor-4 
abc9: remove abc9.if.C [sc-269]
 2026-03-19 07:26:37 +00:00
Emil J. Tywoniak 4f4672d17b muxpack: fix wide Y port handling 2026-03-19 00:12:49 +01:00
Emil J. Tywoniak 7aaa0621d3 constmap: error if no -cell set 2026-03-19 00:01:14 +01:00
Emil J 9746bd3897
Merge pull request #5724 from abhinavputhran/fix/setundef-respect-selection 
setundef: respect selection for cells, processes, and connections
 2026-03-18 22:53:06 +00:00
Emil J. Tywoniak ad7a776d73 genrtlil: even faster removeSignalFromCaseTree 2026-03-18 23:33:35 +01:00
Emil J. Tywoniak 27737c6e2e rtlil: add remove2 unit test 2026-03-18 23:33:35 +01:00
Emil J. Tywoniak ea11453cef rtlil: faster remove2 2026-03-18 23:33:35 +01:00
Emil J. Tywoniak 23ce4b8560 genrtlil: faster removeSignalFromCaseTree 2026-03-18 23:33:35 +01:00
Miodrag Milanović a141bd941c
Merge pull request #5761 from YosysHQ/fix_ci 
Check results properly
 2026-03-18 20:08:04 +00:00
Miodrag Milanović 4a6bd6a2fe
Merge pull request #5762 from YosysHQ/revert-5758-lofty/abc-refactor-1 
Revert "abc: remove -fast [sc-269]"
 2026-03-18 17:57:53 +00:00