prjxray/fuzzers
Tomasz Michalak 35ee0830a7 047-hclk-ioi-pips: Add targeted todo list routing to vivado script
Signed-off-by: Tomasz Michalak <tmichalak@antmicro.com>
2019-07-19 08:19:00 +02:00
..
000-init-db Update 032 with some fixes found during interconnect fuzzing. 2019-07-03 13:18:58 -07:00
001-part-yaml
005-tilegrid Merge pull request #938 from antmicro/mmcme2-base-addr-fix 2019-07-09 21:14:29 -07:00
007-timing fuzzers: 007: fix Makefile targets definitions 2019-07-02 19:04:10 +02:00
010-clb-lutinit
011-clb-ffconfig Add support to zero db to support simple groups. 2019-06-19 14:46:39 -07:00
012-clb-n5ffmux
013-clb-ncy0
014-clb-ffsrcemux
015-clb-nffmux Ran format-py 2019-07-10 16:15:28 +02:00
016-clb-noutmux Ran format-py 2019-07-10 16:15:28 +02:00
017-clb-precyinit
018-clb-ram 018-clb-ram: Increase specimen count 2019-05-24 08:05:41 +02:00
019-clb-ndi1mux Add support to zero db to support simple groups. 2019-06-19 14:46:39 -07:00
025-bram-config
026-bram-data
027-bram36-config
028-fifo-config
029-bram-fifo-config
030-iob 030-iob: don't create liob segbits file for zynq 2019-05-07 13:53:17 +02:00
031-cmt-mmcm
032-cmt-pll Attempt to fix fuzzer error. 2019-07-08 17:16:45 -07:00
033-mon-xadc
034-cmt-pll-pips Fixes for zynq7 and PLL fuzzing. 2019-07-03 13:19:03 -07:00
035-iob-ilogic Expand ILOGIC fuzzer to document additional ISERDES bits. 2019-07-08 17:00:06 -07:00
036-iob-ologic
038-cfg 038-cfg: Add fuzzer for the CFG tile 2019-07-13 07:10:18 +02:00
040-clk-hrow-config
041-clk-hrow-pips 041-clk-hrow-pips: Balance todo list 2019-06-19 11:11:20 +02:00
042-clk-bufg-config
043-clk-rebuf-pips 043-clk-rebuf-pips: increase the number of specimen 2019-05-07 15:58:53 +02:00
044-clk-bufg-pips 044-clk-bufg-pips: Exclude CK_BUFG_(BOT|TOP)_R_CK_MUXED from todo list 2019-06-25 18:52:00 +02:00
045-hclk-cmt-pips 045-hclk-cmt-pips: increase specimen count 2019-05-13 10:17:35 +02:00
046-clk-bufg-muxed-pips fuzzers: Add 046-clk-bufg-mixed-pips fuzzer 2019-06-25 18:52:00 +02:00
047-hclk-ioi-pips 047-hclk-ioi-pips: Add targeted todo list routing to vivado script 2019-07-19 08:19:00 +02:00
048-int-piplist
049-int-imux-gfan
050-pip-seed 050-pip-seed: Don't solve BYP_ALT|IMUX.LOGIC_OUTS_ bits 2019-06-17 14:55:18 +02:00
051-pip-imuxlout-bypalts
052-pip-clkin
053-pip-ctrlin 053-pip-ctrlin: Fall back to todos bigger than specified number of lines 2019-05-29 08:35:08 +02:00
054-pip-fan-alt
055-pip-gnd
056-pip-rem 056-pip-rem: Delete net and cell after unsuccessful routing attempt 2019-05-10 11:14:10 +02:00
057-pip-bi 057-pip-bi: Increase try count limit 2019-05-24 08:02:58 +02:00
058-pip-hclk Add HCLK ppips. 2019-06-11 14:58:15 -07:00
059-pip-byp-bounce 059-pip-byp-bounce: Add separate fuzzer for FAN_ALT.BYP_BOUNCE bits 2019-06-05 19:26:07 +02:00
060-bram-cascades
071-ppips Add HCLK ppips. 2019-06-11 14:58:15 -07:00
072-ordered_wires
073-get_counts
074-dump_all Avoid building full speed_model dict. 2019-06-11 10:32:24 -07:00
075-pins
100-dsp-mskpat
piplist
.gitignore
Makefile fuzzers: Add fuzzer for HCLK_IOI3 PIPs 2019-07-19 08:19:00 +02:00
clb.mk
clb_ext.mk Added a makefile which allows to fuzz features for both SLICEM and SLICEL but separate them during database merge. 2019-07-10 15:06:58 +02:00
fuzzer.mk
int_create_empty_db.sh
int_generate.py Fix problem with falsely ignored PIPs 2019-06-27 08:01:01 +02:00
int_loop.mk
int_loop.sh
int_loop_check.py int_loop_check.py: Fix output formatting 2019-07-15 10:08:45 +02:00
int_maketodo.py int_maketodo.py: Replace assertion with warning if PIP can't be balanced 2019-06-19 11:11:40 +02:00
pip_list.mk
pip_loop.mk 053-pip-ctrlin: Fall back to todos bigger than specified number of lines 2019-05-29 08:35:08 +02:00
reseg.sh
run_fuzzer.py run_fuzzer.py: Adjust unit names output by free tool 2019-05-09 09:33:22 +02:00