mirror of https://github.com/openXC7/prjxray.git
fuzzer 042: Add bitfilter and restore execution
Signed-off-by: Tomasz Michalak <tmichalak@antmicro.com>
This commit is contained in:
parent
36e6290ec6
commit
fd57c185c5
|
|
@ -1,4 +1,4 @@
|
|||
N ?= 40
|
||||
N ?= 50
|
||||
|
||||
include ../fuzzer.mk
|
||||
|
||||
|
|
|
|||
|
|
@ -5,6 +5,13 @@ import json
|
|||
from prjxray.segmaker import Segmaker
|
||||
|
||||
|
||||
#Decouple interconnect bits from PRESELECT property bits
|
||||
def bitfilter(frame, bit):
|
||||
if frame == 7 or frame == 21:
|
||||
return False
|
||||
return True
|
||||
|
||||
|
||||
def main():
|
||||
segmk = Segmaker("design.bits")
|
||||
|
||||
|
|
@ -44,7 +51,7 @@ def main():
|
|||
segmk.add_site_tag(
|
||||
row['site'], '{}.{}'.format(base_name, tag), 1 ^ row[param])
|
||||
|
||||
segmk.compile()
|
||||
segmk.compile(bitfilter=bitfilter)
|
||||
segmk.write()
|
||||
|
||||
|
||||
|
|
|
|||
|
|
@ -78,8 +78,7 @@ $(eval $(call fuzzer,035-iob-ilogic,005-tilegrid))
|
|||
$(eval $(call fuzzer,036-iob-ologic,005-tilegrid))
|
||||
$(eval $(call fuzzer,040-clk-hrow-config,005-tilegrid))
|
||||
$(eval $(call fuzzer,041-clk-hrow-pips,005-tilegrid))
|
||||
# 042 fuzzer is unstable, issue #657
|
||||
#$(eval $(call fuzzer,042-clk-bufg-config,005-tilegrid))
|
||||
$(eval $(call fuzzer,042-clk-bufg-config,005-tilegrid))
|
||||
$(eval $(call fuzzer,043-clk-rebuf-pips,005-tilegrid))
|
||||
$(eval $(call fuzzer,048-int-piplist,005-tilegrid))
|
||||
$(eval $(call fuzzer,049-int-imux-gfan,048-int-piplist))
|
||||
|
|
|
|||
Loading…
Reference in New Issue