luke
/
prjxray
mirror of https://github.com/openXC7/prjxray.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
1,114 Commits 31 Branches 4 Tags 7.7 MiB
Commit Graph

30 Commits

Author SHA1 Message Date
John McMaster 341f845784 db.rst: add -m/-M doc 
Signed-off-by: John McMaster <johndmcmaster@gmail.com>
 2018-11-28 13:28:22 -08:00
John McMaster 2974492449 .db: add basic doc 
Signed-off-by: John McMaster <johndmcmaster@gmail.com>
 2018-11-14 17:15:55 -08:00
Keith Rothman 8dcfe36bb9 Split single and dual port 128x1 modes. 
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2018-10-31 15:52:03 -07:00
Keith Rothman 9aed3fef7c Add documentation for DRAM segbits. 
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2018-10-31 15:43:10 -07:00
John McMaster 1205b5bddb docs: tileconn, tilegrid 
Signed-off-by: John McMaster <johndmcmaster@gmail.com>
 2018-08-28 17:07:09 -07:00
Rick Altherr a6f1e92ee6 docs: Remove Kaitai Struct bitstream description 
Kaitai Struct only support purely stateless parsing. That only works up
to the packet layer for Xilinx bitstreams. As there are now both C++
(prjxray) and Rust (gaffe) parsers that work up through config frames,
the KSY only serves to mislead someone that Kaitai Struct works for this
purpose.

Signed-off-by: Rick Altherr <kc8apf@kc8apf.net>
 2018-06-06 12:18:55 -07:00
Sarah Maddox fc37897c35 Tweaked some glossary terms. 
Signed-off-by: Sarah Maddox <sarahmaddox@google.com>
 2018-05-14 14:34:46 +10:00
Sarah Maddox 62f0ca316e Added some glossary terms. 
Signed-off-by: Sarah Maddox <sarahmaddox@google.com>
 2018-05-14 14:18:12 +10:00
Sarah Maddox 132253fda4 Links the term 'column' to the glossary entry. 
Signed-off-by: Sarah Maddox <sarahmaddox@google.com>
 2018-05-07 11:11:21 +10:00
Sarah Maddox 26c36a3606 Added some glossary entries. 
Signed-off-by: Sarah Maddox <sarahmaddox@google.com>
 2018-04-22 15:30:45 +10:00
Sarah Maddox e962ca40da Modified some terms that include abbreviations and fixed alphabetical order. 
Signed-off-by: Sarah Maddox <sarahmaddox@google.com>
 2018-04-19 11:59:22 +10:00
Sarah Maddox 59082d9530 Fixes link to non-existent glossary entry. 
Signed-off-by: Sarah Maddox <sarahmaddox@google.com>
 2018-04-18 15:18:43 +10:00
Sarah Maddox 696d1c4140 Added separate lines for BLE long-form definitions. 
Signed-off-by: Sarah Maddox <sarahmaddox@google.com>
 2018-04-18 14:21:43 +10:00
Sarah Maddox cdf9ba9135 Fixed some RST errors. 
Signed-off-by: Sarah Maddox <sarahmaddox@google.com>
 2018-04-18 09:48:34 +10:00
Sarah Maddox 0cc1695f3b Merged glossary from prjxray wiki and tidied up some terms. 
Signed-off-by: Sarah Maddox <sarahmaddox@google.com>
 2018-04-18 09:48:10 +10:00
Tim 'mithro' Ansell ca42a39317 docs: Fixing lint errors. 
Signed-off-by: Tim 'mithro' Ansell <me@mith.ro>
 2018-02-28 18:40:56 -08:00
Tim 'mithro' Ansell 03f901d010 docs: Fixing the GitHub URL in conf.py 
Signed-off-by: Tim 'mithro' Ansell <me@mith.ro>
 2018-02-28 13:12:33 -08:00
Tim 'mithro' Ansell 8be0223f30 docs: Adding info about minitest. 
Signed-off-by: Tim 'mithro' Ansell <me@mith.ro>
 2018-02-28 13:12:33 -08:00
Tim 'mithro' Ansell 9b31f55788 docs: Max depth of 1. 
Signed-off-by: Tim 'mithro' Ansell <me@mith.ro>
 2018-02-28 13:12:33 -08:00
Tim 'mithro' Ansell a5f2a85fff docs: Adding the current fuzzers + minitests into documentation. 
* Using the same approach [as in my VTRs pull request](https://github.com/verilog-to-routing/vtr-verilog-to-routing/pull/297)

Signed-off-by: Tim 'mithro' Ansell <me@mith.ro>
 2018-02-28 13:12:33 -08:00
Davide ad4580d8ed Changed folder name for the 'database development process' of the docs and updated the index.rst page accordingly. 
Also a few minor changes as requested by @mithro regarding the content itself and rearranged the paragraphs.

Signed-off-by: Davide <davide.toldo@stud.tu-darmstadt.de>
 2018-02-19 22:10:09 +01:00
Davide f2fb1fd145 added database development process to FAQ 
Signed-off-by: Davide <davide.toldo@stud.tu-darmstadt.de>
 2018-02-19 17:21:46 +01:00
Rick Altherr e6a3bdc0ed docs: configuration addressing section and rough notes for others 
Describes how frame addressing relates to physical chip structure. Rough
notes on how frames are loaded into the device and the packet format
used to operate that state machine.

Signed-off-by: Rick Altherr <kc8apf@kc8apf.net>
 2018-02-07 14:50:52 -08:00
Rick Altherr 0970edb384 docs: Make target for live reloading during editing 
Target starts sphinx-autobuild which watches the source files and
rebuilds the output on writes. Output is served via a local HTTP server
that injects code to refresh the page when a new version is available.
Saving a source file triggers the browser to reload the page generated.

Signed-off-by: Rick Altherr <kc8apf@kc8apf.net>
 2018-02-07 14:36:54 -08:00
Rick Altherr 13a44b273d docs: Fix poor grammar 
Signed-off-by: Rick Altherr <kc8apf@kc8apf.net>
 2018-02-06 10:48:27 -08:00
Rick Altherr beb8e0bcf9 docs: overview of 7-Series architecture 
Describes the top-level physical structure.

Signed-off-by: Rick Altherr <raltherr@google.com>
 2018-02-05 17:14:27 -08:00
Rick Altherr dd5305a271 docs: Define some terms 
Tried to merge definitions from wiki/Glossary and my understandings of
terms related to architecture and configuration.

Signed-off-by: Rick Altherr <raltherr@google.com>
 2018-02-05 17:14:27 -08:00
Rick Altherr 1fc306b147 docs: Initial setup for Sphinx-based documentation 
Signed-off-by: Rick Altherr <raltherr@google.com>
 2018-02-05 17:14:27 -08:00
Tim 'mithro' Ansell c237bcd412 Adding top level docs. 
Signed-off-by: Tim 'mithro' Ansell <mithro@mithis.com>
 2017-12-20 23:28:27 +01:00
Rick Altherr fa162e0b54 Kaitai Struct KSY for Xilinx Bitstream format 
When loaded into https://ide.kaitai.io, Xilinx bitstreams can be
visually explored a lot more easily.

Signed-off-by: Rick Altherr <kc8apf@kc8apf.net>
Signed-off-by: Tim 'mithro' Ansell <mithro@mithis.com>
 2017-12-20 22:46:39 +01:00