Miodrag Milanovic
|
81bb944e2b
|
Remove duplicated pips
|
2025-12-12 08:05:12 +01:00 |
|
Miodrag Milanovic
|
6f9f132d55
|
Make bridge pips not visible
|
2025-11-10 11:59:39 +01:00 |
|
Miodrag Milanovic
|
632b223ce1
|
Add missing timings for IM
|
2025-11-10 11:59:31 +01:00 |
|
Miodrag Milanovic
|
867835f7bb
|
Better naming for D2D and pass trough TES as on hardware
|
2025-10-07 13:11:27 +02:00 |
|
Miodrag Milanovic
|
781780f017
|
Fix TES and RES
|
2025-10-07 12:24:43 +02:00 |
|
Miodrag Milanovic
|
dda08d7bcd
|
Use proper timing info
|
2025-09-12 10:02:38 +02:00 |
|
Miodrag Milanovic
|
8dfe05b5c5
|
put back old delay values
|
2025-09-11 16:45:42 +02:00 |
|
Miodrag Milanovic
|
5bae9cae91
|
del_dummy is default delay
|
2025-09-11 15:21:09 +02:00 |
|
Miodrag Milanovic
|
5a03c49c49
|
sortout multidie connections
|
2025-09-11 15:07:57 +02:00 |
|
Miodrag Milanovic
|
81bb1c5cb8
|
additional wires for IO and CLK for SB_BIG/SML
|
2025-09-11 14:58:21 +02:00 |
|
Miodrag Milanovic
|
3aec20a773
|
use sam delay
|
2025-09-11 14:11:47 +02:00 |
|
Miodrag Milanovic
|
d4f1bea09d
|
convert some connections to pips
|
2025-09-11 10:34:34 +02:00 |
|
Miodrag Milanovic
|
56c2bed294
|
Cleanup BRAM
|
2025-09-04 15:57:16 +02:00 |
|
Miodrag Milanovic
|
0747679717
|
Add bridge
|
2025-09-02 08:07:43 +02:00 |
|
Miodrag Milanovic
|
b8c59f9f80
|
Cleanup
|
2025-08-29 14:47:59 +02:00 |
|
Miodrag Milanovic
|
74265fd1b8
|
Split BRAMs into halfs
|
2025-08-28 15:09:49 +02:00 |
|
Miodrag Milanovic
|
10b52f37f1
|
Added IOSEL
|
2025-08-13 15:49:44 +02:00 |
|
Miodrag Milanovic
|
7d94d89855
|
Fix direction
|
2025-08-13 12:51:33 +02:00 |
|
Miodrag Milanovic
|
c89ea91209
|
Preps for MX8 support
|
2025-07-07 10:12:59 +02:00 |
|
Miodrag Milanovic
|
a08f3ddba4
|
Added few more connections
|
2025-07-07 10:12:59 +02:00 |
|
Miodrag Milanovic
|
37e6d93a30
|
Connect upper and lower L2T4
|
2025-07-07 10:12:59 +02:00 |
|
Miodrag Milanovic
|
e7ca710859
|
small change in model
|
2025-07-07 10:12:59 +02:00 |
|
Miodrag Milanovic
|
d68f6fb08b
|
Add CPE_COMP and CPE_CPLINES
|
2025-07-07 10:12:59 +02:00 |
|
Miodrag Milanovic
|
78ac740eee
|
Cleanup
|
2025-07-07 10:12:59 +02:00 |
|
Miodrag Milanovic
|
aff4544421
|
Cleanups
|
2025-07-07 10:12:59 +02:00 |
|
Miodrag Milanovic
|
c27ceac7a0
|
Added CPOUT and MUXOUT
|
2025-07-07 10:12:59 +02:00 |
|
Miodrag Milanovic
|
4ba2a563a1
|
Update primitives z locations
|
2025-07-07 10:12:59 +02:00 |
|
Miodrag Milanovic
|
497e5cc2a1
|
C_2D_IN flag
|
2025-07-07 10:12:59 +02:00 |
|
Miodrag Milanovic
|
2bdf4065c0
|
Add comb to seq connection
|
2025-07-07 10:12:59 +02:00 |
|
Miodrag Milanovic
|
1a1a3488f7
|
Improved model of CPE
|
2025-07-07 10:12:59 +02:00 |
|
Miodrag Milanovic
|
08b35c4538
|
Add DDR pin information
|
2025-06-18 08:31:49 +02:00 |
|
Miodrag Milanovic
|
2aa7ef65ba
|
Add in tile position
|
2025-06-18 08:31:49 +02:00 |
|
Miodrag Milanovic
|
b5dda7196f
|
Add PAD connections so we do not loose that info
|
2025-06-18 08:31:49 +02:00 |
|
Miodrag Milanovic
|
83785af4ea
|
GLBOUT and PLL fixes
|
2025-06-18 08:31:49 +02:00 |
|
Miodrag Milanovic
|
f4ab570a39
|
PLL fixes
|
2025-06-18 08:31:49 +02:00 |
|
Miodrag Milanovic
|
bce9877556
|
Create CLKIN and GLBOUT as primitives
|
2025-06-18 08:31:49 +02:00 |
|
Miodrag Milanovic
|
91eca20d10
|
Add timing information from dly files
|
2025-05-27 15:21:14 +02:00 |
|
Miodrag Milanovic
|
eb77def664
|
Removed pins that can not be addressed
|
2025-05-15 10:28:21 +02:00 |
|
Miodrag Milanovic
|
599b7a8c9c
|
Store relative constraints in chipdb
|
2025-04-02 13:53:34 +02:00 |
|
Miodrag Milanovic
|
7288755e01
|
Fix direction
|
2025-03-22 14:12:09 +01:00 |
|
Miodrag Milanovic
|
d9313105b4
|
Remove some virtual pins
|
2025-03-11 15:52:39 +01:00 |
|
Miodrag Milanovic
|
6bcef60680
|
Remove GPIO reset signal
|
2025-03-10 11:16:15 +01:00 |
|
Miodrag Milanovic
|
d814a80c66
|
Fixed PLL wires
|
2025-03-10 09:49:28 +01:00 |
|
Miodrag Milanovic
|
f7491ee70d
|
Update SERDES pin names
|
2025-03-07 09:17:15 +01:00 |
|
Miodrag Milanovic
|
b8d2d4a45a
|
Update DDR_I for S1-3
|
2025-03-07 09:05:48 +01:00 |
|
Miodrag Milanovic
|
405cda1585
|
Added CFG_CTRL
|
2025-03-04 14:58:54 +01:00 |
|
Miodrag Milanovic
|
cd9c9b3e3b
|
Added serdes and use real ram port names
|
2025-03-04 13:10:40 +01:00 |
|
Miodrag Milanovic
|
4a2de30408
|
Add missing GPIO clock signals
|
2025-03-04 11:31:40 +01:00 |
|
Miodrag Milanovic
|
e0dc4ed695
|
Added RAM block connections
|
2025-03-04 10:53:08 +01:00 |
|
Miodrag Milanovic
|
7bb1399132
|
add alternate CPE inputs
|
2025-02-24 08:18:58 +01:00 |