Gwenhael Goavec-Merou
34f20ca686
Merge pull request #404 from hansfbaier/master
...
Add xc7k70t and small fixes for xc7k160t
2023-11-09 06:04:46 +01:00
Hans Baier
63c1950f2f
Add xc7k70t and small fixes for xc7k160t
2023-11-09 07:45:46 +07:00
Gwenhael Goavec-Merou
1a86fa21ae
Merge pull request #399 from bg-gsl/fix_lattice_bscan_nexus
...
Fix lattice bscan nexus in clearSRAM()
2023-11-08 12:47:34 +01:00
Giovanni Bruni
fa5ff873e4
lattice.cpp: restore bypass instruction in clearSRAM()
2023-11-08 09:49:14 +01:00
Alexey Starikovskiy
f71858f96a
Rewrite GOWIN algorithms
2023-10-29 08:07:48 +01:00
Gwenhael Goavec-Merou
790d2bccab
fsParser: adding GW5A-25 IDCODE
2023-10-29 07:02:12 +01:00
Gwenhael Goavec-Merou
59b56bcc95
all jtag cable: no more hardcoding tdi bit with writeTMS
2023-10-29 06:41:39 +01:00
Gwenhael Goavec-Merou
43ae0d8fdd
ftdiJtagMPSSE,jtagInterface: {set|get}{Read|Write}Edge signature
2023-10-29 06:12:09 +01:00
Gwenhael Goavec-Merou
b54205fc15
Merge pull request #401 from inkdot7/ax7101
...
ALINX AX7101 board.
2023-10-28 18:14:39 +02:00
Haakan T Johansson
46ce2e61a7
ALINX AX7101 board.
2023-10-28 17:22:42 +02:00
Giovanni Bruni
d58a1c3fc7
lattice: correct mask for sram erase for NEXUS_FAMILY, as it is 0x00
2023-10-26 11:30:24 +02:00
Giovanni Bruni
917e42127b
lattice: fix bscan register initialization inside clearSRAM()
...
For NEXUS family fpgas, the Bscan register is 362 bits long
or 45.25 bytes => 46 bytes.
This error was already correct when programming the sram.
clearSRAM() is instead used when programming the spi flash memory.
2023-10-25 17:43:49 +02:00
Gwenhael Goavec-Merou
ba6dd3c82e
Merge pull request #397 from inkdot7/ax7102
...
ALINX AX7102 board.
2023-10-25 10:52:38 +02:00
Haakan T Johansson
a87d689d83
ALINX AX7102 board.
2023-10-24 14:03:18 +02:00
Gwenhael Goavec-Merou
fd8497026a
ftdiJtagMPSSE,jtag,jtagInterface: allows to force read/write edge configuration (useful to mimic SPI through JTAG)
2023-10-24 07:26:19 +02:00
Gwenhael Goavec-Merou
b76a67963e
board: SiPEED tang Mega 138K
2023-10-24 06:11:53 +02:00
Gwenhael Goavec-Merou
9a2fe6e157
board: SiPEED tang Primer 25K
2023-10-24 06:07:42 +02:00
Gwenhael Goavec-Merou
4a3db2b519
doc: adding FT4232HP cable/interface.
2023-10-23 07:16:19 +02:00
Gwenhael Goavec-Merou
988bedefb6
lattice: fix typo / warning
2023-10-23 07:12:45 +02:00
Gwenhael Goavec-Merou
fc35045c95
Merge pull request #395 from bg-gsl/add_ft4232hp
...
Add ft4232hp, gr740-mini, mappings of spi flash for Lattice boards, small fixes for Lattice programming procedure
2023-10-23 07:08:09 +02:00
Giovanni Bruni
590611a8d5
lattice: fix the warning "left shift count >= width of type" shown in win32/64 builds
2023-10-20 08:44:20 +02:00
Giovanni Bruni
bab386911a
spi flash: add mapping for Micron MT25/N25Q128_1_8V (Lattice Certus Versa and CertusPro eval boards) and distinguish between N25Q128 1.8V and 3V memories
2023-10-20 07:57:56 +02:00
Giovanni Bruni
940da5fb2b
spi flash: add mapping for Macronix MX25L51245G (CertusPro Versa board and gr740-mini)
2023-10-20 07:55:53 +02:00
Giovanni Bruni
5f6074a7fc
lattice: fix bscan width and other minor things for NEXUS family
2023-10-20 07:55:53 +02:00
Giovanni Bruni
dce0c050a7
board: add gr740-mini
2023-10-20 07:55:53 +02:00
Giovanni Bruni
2754e99215
cable: add FTDI FT4232HP mapping
2023-10-20 07:55:53 +02:00
Gwenhael Goavec-Merou
0bbf817c92
part: fix typo
2023-10-19 17:46:50 +02:00
sgoadhouse
32ef0bd29c
Adding xcku115 to parts list ( #394 )
...
* Adding xcku115 to parts list
* Adding xcku115 to list of supported FPGAs
---------
Co-authored-by: Stephen Goadhouse <stephen.david.goadhouse@cern.ch>
2023-10-19 17:45:42 +02:00
Gwenhael Goavec-Merou
f964c3364f
doc/FPGAs,boards: adding certus boards/parts entries
2023-10-13 17:12:13 +02:00
Gwenhael Goavec-Merou
5a3ab610a5
Merge pull request #390 from bg-gsl/lattice_fix_program
...
Lattice programming fix and boards added
2023-10-13 16:57:59 +02:00
Gwenhael Goavec-Merou
cde4a2daf1
Merge pull request #392 from enjoy-digital/xc7a35tfgg484
...
Add xc7a35tfgg484 support and bitstream.
2023-10-13 11:19:45 +02:00
Florent Kermarrec
ba0a2f3e26
spiOverJtag: Add xc7a35tfgg484 bitstream.
2023-10-13 11:13:47 +02:00
Florent Kermarrec
9de0f30137
spiOverJtag: Add xc7a35tfgg484 support.
2023-10-13 11:13:29 +02:00
Gwenhael Goavec-Merou
ce3935a72b
Merge pull request #391 from enjoy-digital/xcku3p-ffva676-spiOverJtag
...
Add xcku3p ffva676 SpiOverJtag support & bitstream.
2023-10-12 18:14:04 +02:00
Florent Kermarrec
ddac3df394
spiOverJtag: Add xcku3p-ffva676 bitstream.
2023-10-12 18:09:41 +02:00
Florent Kermarrec
87a21fe74e
spiOverJtag: Add xcku3p_ffva676 support.
2023-10-12 18:02:23 +02:00
Florent Kermarrec
7a637a1085
spiOverJtag/xilinx_spiOverJtag: Update code since Virtex Ultrascale has apparently been replaced with Xilinx Ultrascale.
2023-10-12 18:00:59 +02:00
Giovanni Bruni
dafe350fbe
lattice nexus family: REFRESH (plus config logic reset) in case of fpga in error state and add capabilities to handle the whole 64-bits status register
2023-10-12 09:06:54 +02:00
Giovanni Bruni
5733ca29c3
fix lattice programming and add nexus boards
...
Fix to lattice programming:
we considered a svf file generated by Lattice Radiant-Programmer
and compared it with the current way lattice devices were programmed.
There were few differences dealing with configuration reset and REFRESH.
These fixes allow us to program an fpga when it is in a state
of error (e.g. there's no bitstream in the SPI Flash).
Lattice parts added:
- CertusPro FPGA
Nexus boards added:
- Certus Versa Evaluation board
- CertusPro Evaluation board
- CertusPro Versa Evaluation board
2023-10-11 09:52:45 +02:00
Gwenhael Goavec-Merou
ec35f15a51
altera,efinix,gowin,xilinx: Fix 'Flash SRAM' -> 'Load SRAM'
2023-10-09 14:53:57 +02:00
Gwenhael Goavec-Merou
3e37a915bc
Merge pull request #388 from pu-cc/gatemate-dirtyjtag
...
gatemate: fix dirtJtag support
2023-10-04 17:56:20 +02:00
Patrick Urban
18056180a8
gatemate: do not call ftdi-related routines when using alternative cables
2023-10-04 15:41:10 +02:00
Gwenhael Goavec-Merou
3ed1d0d61d
doc/board: fix efinix naming / mode
2023-10-03 06:54:22 +02:00
Gwenhael Goavec-Merou
ad5ada90db
board: trion_t20_bga256_jtag support
2023-10-03 06:51:38 +02:00
Gwenhael Goavec-Merou
e9b31425d6
cable: efinix jtag ft2232 variant
2023-10-03 06:48:47 +02:00
Gwenhael Goavec-Merou
48caa612a3
Merge pull request #381 from openhardwarefan/xczu17eg_support
...
Add support for Xilinx xczu17eg. It's tested on xczu17eg board with Digilent HS3 at 30Mbps.
2023-09-23 06:42:00 +02:00
Zhongyi Chen
c0ad3225cc
Add support for Xilinx xczu17eg. It's tested on xczu17eg board with Digilent HS3 at 30Mbps.
2023-09-22 19:33:01 -07:00
Alexey Starikovskiy
c82a8e6207
Make CH347 driver faster
...
Speed up toggleClk
Defer write-only USB transactions to better utilize bus
2023-09-22 07:08:48 +02:00
Alexey Starikovskiy
67159e8297
Move JTAG chain bit init to device_select()
2023-09-22 07:05:20 +02:00
Alexey Starikovskiy
4c39abf51c
Add missing pieces to JTAG
2023-09-22 07:01:48 +02:00