A configurable and approachable tool for FPGA debugging and rapid prototyping.
Go to file
Carlos Azevedo ebcb11fdba VCD time step is calculated from the frequency of the clock provided to Manta. The value changes are also timed accurately, instead of expressed in 10 ns intervals always. 2024-10-07 13:39:39 -06:00
.github ci: clone entire repo when building docs 2024-10-06 13:11:32 -06:00
doc docs: fix old version warning 2024-10-06 11:34:31 -06:00
examples/verilog rename Nexys A7 to Nexys 4 DDR 2024-05-12 10:35:18 -07:00
src/manta VCD time step is calculated from the frequency of the clock provided to Manta. The value changes are also timed accurately, instead of expressed in 10 ns intervals always. 2024-10-07 13:39:39 -06:00
test meta: move to lib.io and lib.mem, enable bidirectional mem tests on xilinx 2024-07-17 18:51:05 -07:00
.gitignore banish all .Xil/ folders 2024-03-07 09:19:11 -08:00
LICENSE.txt add badges to readme 2023-02-04 13:17:22 -05:00
Makefile docs: deploy using mike in CI 2024-10-06 11:25:14 -06:00
README.md pull latest from main 2024-03-06 11:31:35 -08:00
codecov.yml ci: add codecov.yml 2024-09-10 17:33:55 -06:00
environment.sh add environment.sh for tool paths and serial ports 2024-03-06 11:26:31 -08:00
mkdocs.yml docs: add mike 2024-10-06 10:52:23 -06:00
pyproject.toml docs: add mike 2024-10-06 10:52:23 -06:00

README.md

Manta: A Configurable and Approachable Tool for FPGA Debugging and Rapid Prototyping

run_tests build_docs License: GPL v3 Code style: black

Manta is a tool for getting information into and out of FPGAs over an interface like UART or Ethernet. It's primarily intended for debugging, but it's robust enough to be a simple, reliable transport layer between a FPGA and a host machine. It lets you configure a series of cores on a shared bus via a YAML or JSON file, and then provides a Python API to each core, along with vendor-agnostic Verilog HDL to instantiate them on your FPGA.

For more information check out the docs: https://fischermoseley.github.io/manta