pull latest from main
This commit is contained in:
commit
0b2c286075
|
|
@ -1,6 +1,6 @@
|
|||

|
||||
|
||||
## Manta: An In-Situ Debugging Tool for Programmable Hardware
|
||||
## Manta: A Configurable and Approachable Tool for FPGA Debugging and Rapid Prototyping
|
||||

|
||||

|
||||
[](https://www.gnu.org/licenses/gpl-3.0)
|
||||
|
|
@ -9,4 +9,4 @@
|
|||
Manta is a tool for getting information into and out of FPGAs over an interface like UART or Ethernet. It's primarily intended for debugging, but it's robust enough to be a simple, reliable transport layer between a FPGA and a host machine. It lets you configure a series of cores on a shared bus via a YAML or JSON file, and then provides a Python API to each core, along with vendor-agnostic Verilog HDL to instantiate them on your FPGA.
|
||||
|
||||
For more information check out the docs:
|
||||
[https://fischermoseley.github.io/manta](https://fischermoseley.github.io/manta)
|
||||
[https://fischermoseley.github.io/manta](https://fischermoseley.github.io/manta)
|
||||
|
|
|
|||
|
|
@ -1,6 +1,6 @@
|
|||

|
||||
|
||||
## Manta: An In-Situ Debugging Tool for Programmable Hardware
|
||||
## Manta: A Configurable and Approachable Tool for FPGA Debugging and Rapid Prototyping
|
||||
|
||||
Manta is a tool for moving data between a host machine and a FPGA over UART or Ethernet. It's primarily intended for debugging and rapid prototyping of FPGA designs, but it's robust enough to be used as a simple, reliable transport layer.
|
||||
|
||||
|
|
@ -57,4 +57,4 @@ Manta and its source code are released under a [GPLv3 license](https://github.co
|
|||
month={may}
|
||||
howpublished={\url{https://hdl.handle.net/1721.1/151223}}
|
||||
}
|
||||
```
|
||||
```
|
||||
|
|
|
|||
Loading…
Reference in New Issue