A configurable and approachable tool for FPGA debugging and rapid prototyping.
Go to file
Fischer Moseley e2daf94f3f remove unneeded diagram 2024-01-05 23:43:47 -08:00
.github/workflows update playback module, needs pipelining 2023-12-28 17:57:21 -08:00
doc remove unneeded diagram 2024-01-05 23:43:47 -08:00
src/manta update logic analyzer capture method 2024-01-05 22:11:49 -08:00
test refactored logic analyzer working in sim 2024-01-05 21:43:53 -08:00
.gitignore banish .DS_Store 2023-12-28 14:27:59 -08:00
LICENSE.txt add badges to readme 2023-02-04 13:17:22 -05:00
Makefile inital source, imported from splat 2023-12-28 14:22:29 -08:00
README.md move badges to same line 2023-12-28 14:33:45 -08:00
ethernet_test.yml move badges to same line 2023-12-28 14:33:45 -08:00
mkdocs.yml convert diagrams to .drawio.svg format 2024-01-05 23:01:57 -08:00
pyproject.toml finish playback module pipelining 2023-12-28 19:20:06 -08:00

README.md

Manta: An In-Situ Debugging Tool for Programmable Hardware

run_tests build_docs License: GPL v3 Code style: black

Manta is a tool for getting information into and out of FPGAs over an interface like UART or Ethernet. It's primarily intended for debugging, but it's robust enough to be a simple, reliable transport layer between a FPGA and a host machine. It lets you configure a series of cores on a shared bus via a YAML or JSON file, and then provides a Python API to each core, along with vendor-agnostic Verilog HDL to instantiate them on your FPGA.

For more information check out the docs: https://fischermoseley.github.io/manta