A configurable and approachable tool for FPGA debugging and rapid prototyping.
Go to file
Fischer Moseley 8765dbec8a ethernet: add individual methods for each flavor of MII 2024-11-27 12:55:37 -08:00
.github ci: install dev dependencies to obtain mkdocstrings 2024-10-08 10:48:01 -07:00
doc ethernet: add individual methods for each flavor of MII 2024-11-27 12:55:37 -08:00
examples ethernet: add individual methods for each flavor of MII 2024-11-27 12:55:37 -08:00
src/manta ethernet: add individual methods for each flavor of MII 2024-11-27 12:55:37 -08:00
test ethernet: add individual methods for each flavor of MII 2024-11-27 12:55:37 -08:00
.gitignore meta: fix circular imports 2024-10-08 11:42:10 -06:00
LICENSE.txt add badges to readme 2023-02-04 13:17:22 -05:00
Makefile meta: sort imports with ruff 2024-10-08 11:42:10 -06:00
README.md readme: add codecov badge 2024-10-08 10:59:02 -07:00
codecov.yml ci: add codecov.yml 2024-09-10 17:33:55 -06:00
environment.sh add environment.sh for tool paths and serial ports 2024-03-06 11:26:31 -08:00
mkdocs.yml docs: update memory_core 2024-10-08 11:42:10 -06:00
pyproject.toml meta: deprecate Python 3.8 2024-11-24 16:13:52 -08:00

README.md

Manta: A Configurable and Approachable Tool for FPGA Debugging and Rapid Prototyping

run_tests build_docs codecov License: GPL v3 Ruff

Manta is a tool for getting information into and out of FPGAs over an interface like UART or Ethernet. It's primarily intended for debugging, but it's robust enough to be a simple, reliable transport layer between a FPGA and a host machine. It lets you configure a series of cores on a shared bus via a YAML or JSON file, and then provides a Python API to each core, along with vendor-agnostic Verilog HDL to instantiate them on your FPGA.

For more information check out the docs: https://fischermoseley.github.io/manta