A configurable and approachable tool for FPGA debugging and rapid prototyping.
Go to file
Fischer Moseley 236305729e ci: invoke codecov via Python, not from command line 2024-09-10 15:21:41 -06:00
.github ci: invoke codecov via Python, not from command line 2024-09-10 15:21:41 -06:00
doc docs: add mention of CSV export from logic analyzer 2024-07-17 19:47:18 -07:00
examples/verilog rename Nexys A7 to Nexys 4 DDR 2024-05-12 10:35:18 -07:00
src/manta cli: enable CSV export from logic analyzer capture 2024-07-17 18:51:05 -07:00
test meta: move to lib.io and lib.mem, enable bidirectional mem tests on xilinx 2024-07-17 18:51:05 -07:00
.gitignore banish all .Xil/ folders 2024-03-07 09:19:11 -08:00
LICENSE.txt add badges to readme 2023-02-04 13:17:22 -05:00
Makefile ci: run codecov directly instead of via GitHub Action 2024-09-10 13:45:40 -06:00
README.md pull latest from main 2024-03-06 11:31:35 -08:00
environment.sh add environment.sh for tool paths and serial ports 2024-03-06 11:26:31 -08:00
mkdocs.yml tidy DHCP counter 2024-02-19 13:53:04 -08:00
pyproject.toml ci: run codecov directly instead of via GitHub Action 2024-09-10 13:45:40 -06:00

README.md

Manta: A Configurable and Approachable Tool for FPGA Debugging and Rapid Prototyping

run_tests build_docs License: GPL v3 Code style: black

Manta is a tool for getting information into and out of FPGAs over an interface like UART or Ethernet. It's primarily intended for debugging, but it's robust enough to be a simple, reliable transport layer between a FPGA and a host machine. It lets you configure a series of cores on a shared bus via a YAML or JSON file, and then provides a Python API to each core, along with vendor-agnostic Verilog HDL to instantiate them on your FPGA.

For more information check out the docs: https://fischermoseley.github.io/manta