A configurable and approachable tool for FPGA debugging and rapid prototyping.
Go to file
Andi Qu 096b5ff515 Fix integer bounds
This bug was causing our 6.2050 project to fail lmao
2023-11-27 22:50:57 -05:00
.github/workflows remove artifacts + reboot step in CI 2023-09-11 09:34:41 -07:00
doc update docs in response to feedback from Joe 2023-09-11 19:09:42 -07:00
examples add automated test to read from output probe 2023-09-04 23:03:49 -04:00
src/manta Fix integer bounds 2023-11-27 22:50:57 -05:00
test add working io_core autogeneration 2023-09-04 23:03:49 -04:00
.gitignore add logic_analyzer_uart example 2023-09-02 11:39:16 -04:00
LICENSE.txt add badges to readme 2023-02-04 13:17:22 -05:00
Makefile add working io_core autogeneration 2023-09-04 23:03:49 -04:00
README.md upate image names 2023-09-02 09:54:20 -07:00
mkdocs.yml update docs in response to feedback from Joe 2023-09-11 19:09:42 -07:00
pyproject.toml update lots of docs 2023-09-02 11:39:16 -04:00

README.md

Manta: An In-Situ Debugging Tool for Programmable Hardware

functional_simulation formal_verification build_examples build_docs

License: GPL v3 Code style: black

Manta is a tool for getting information into and out of FPGAs over an interface like UART or Ethernet. It's primarily intended for debugging, but it's robust enough to be a simple, reliable transport layer between a FPGA and a host machine. It lets you configure a series of cores on a shared bus via a YAML or JSON file, and then provides a Python API to each core, along with vendor-agnostic Verilog HDL to instantiate them on your FPGA.

For more information check out the docs: https://fischermoseley.github.io/manta