| .. |
|
systemlib
|
aligned pdf hardcopy colors to xschem light colorscheme, pdf and svg exports use the enable_layer[] array to display/hide layers as does draw().
|
2020-08-30 10:38:29 +02:00 |
|
utile
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
Makefile.in
|
added flatten_savenodes.awk for flattening in-subcircuit .save instructions
|
2020-12-14 16:31:20 +01:00 |
|
actions.c
|
added "auto join/trim wires" menu option since now the trim operation is doing fast even on big designs
|
2021-01-02 03:24:26 +01:00 |
|
break.awk
|
added flatten_savenodes.awk for flattening in-subcircuit .save instructions
|
2020-12-14 16:31:20 +01:00 |
|
callback.c
|
bind select "connected wires" to alt/ctrl-right button click
|
2021-01-03 12:37:15 +01:00 |
|
change_index.tcl
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
change_ref.awk
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
check.c
|
prepare for delete connection implementation
|
2021-01-03 00:06:41 +01:00 |
|
clip.c
|
"lazy man" (good enough for schematics) aproximated polygon clipping using the underlying xorg 16 bit integer poly clipping engine, by projecting outer vertices to the 16 bit signed coordinate system edges
|
2020-12-05 13:58:44 +01:00 |
|
convert_to_verilog2001.awk
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
draw.c
|
Add Shift-Delete command that selects all nets/labels/probes physically attached to current selected wire segment/label/pin/probe
|
2021-01-02 18:56:42 +01:00 |
|
editprop.c
|
eliminated some global vars
|
2020-12-23 05:07:39 +01:00 |
|
exp.awk
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
expandlabel.y
|
fix unfreed pointer in get_logic_value()
|
2020-12-28 12:29:57 +01:00 |
|
findnet.c
|
eliminated some global vars
|
2020-12-23 05:07:39 +01:00 |
|
flatten.awk
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
flatten_savenodes.awk
|
fixed typo in spice.awk
|
2020-12-20 12:46:00 +01:00 |
|
flatten_tedax.awk
|
fix mapping issue in hiertEDAx code. Thanks to Hannu for pointing it out. Allow newlines in (quoted) long vector labels, like: "AAA,BBB,\nCCC,DDD,EEE"
|
2020-11-30 21:01:33 +01:00 |
|
font.c
|
more globals into xctx context struct
|
2020-12-02 15:10:47 +01:00 |
|
get_malloc_id.awk
|
pass name and symname to tcl_hook, add @symname_ext in print_spice_element
|
2020-10-14 21:04:45 +02:00 |
|
globals.c
|
added in the menu the (undocumented) "propagate-highlight" function (propagate through conductive elements)
|
2021-01-02 20:33:34 +01:00 |
|
gschemtoxschem.awk
|
fix regression due to r1395, updated Changelog, fix set initial window size when doing ps/pdf export from cli
|
2020-12-17 03:48:34 +01:00 |
|
gtkwave_server.tcl
|
add gtkwave_server.tcl hook for gtkwave to listen to a tcp port
|
2020-09-24 02:28:00 +02:00 |
|
hash_iterator.c
|
Add Shift-Delete command that selects all nets/labels/probes physically attached to current selected wire segment/label/pin/probe
|
2021-01-02 18:56:42 +01:00 |
|
herculestospice.awk
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
hilight.c
|
doc updates; only hilight connected instances (when doing a net highlight) if symbol (or instance) has highlight=true attribute set.
|
2021-01-03 17:34:08 +01:00 |
|
hspice_backannotate.tcl
|
ngspice_probe type set from "probe" to "ngprobe" to avoid clashes
|
2021-01-02 19:44:01 +01:00 |
|
icon.c
|
better xschem icon: added shapemask for "transparent" background
|
2020-11-10 13:17:25 +01:00 |
|
icon.xpm
|
better xschem icon: added shapemask for "transparent" background
|
2020-11-10 13:17:25 +01:00 |
|
import_opus_symbols.awk
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
in_memory_undo.c
|
make in_memory_undo work again (some variable changes missing after code refactoring)
|
2021-01-02 02:05:13 +01:00 |
|
keys.help
|
documentation updates
|
2021-01-02 22:18:46 +01:00 |
|
label_compactor.awk
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
main.c
|
undo data structures into xctx context
|
2020-12-04 00:30:13 +01:00 |
|
make_edif.awk
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
make_sch_from_cadence_pin.awk
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
make_sch_from_spice.awk
|
fix regression due to r1395, updated Changelog, fix set initial window size when doing ps/pdf export from cli
|
2020-12-17 03:48:34 +01:00 |
|
make_sch_from_vhdl.awk
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
make_sym.awk
|
fix make_sym.awk duplicating name= attribute in generated symbol
|
2020-12-29 14:14:32 +01:00 |
|
make_vhdl_from_spice.awk
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
move.c
|
finalizing "select nets up to junctions"
|
2021-01-03 01:26:54 +01:00 |
|
netlist.c
|
prepare(3) for delete connection implementation
|
2021-01-03 00:08:43 +01:00 |
|
netlist_compactor.awk
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
ngspice_backannotate.tcl
|
fixes and comments in annotation schematic examples
|
2020-12-29 23:17:00 +01:00 |
|
node_hash.c
|
hash_hi() made faster by caching sch_path_hash[]
|
2021-01-02 01:55:01 +01:00 |
|
options.c
|
postscript fonts in ps/pdf export
|
2020-12-16 18:30:33 +01:00 |
|
order_labels.awk
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
parse_synopsys_vhdl.awk
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
parselabel.l
|
allow ! in net names, it got deleted after the parselabel rework.
|
2020-12-13 20:26:39 +01:00 |
|
paste.c
|
fix value for "non hilight condition" on instance .color field as small negatives are used for simulation
|
2020-12-28 04:47:26 +01:00 |
|
psprint.c
|
Add Shift-Delete command that selects all nets/labels/probes physically attached to current selected wire segment/label/pin/probe
|
2021-01-02 18:56:42 +01:00 |
|
rawtovcd.c
|
code refactoring (global context in Xschem_ctx), "New Schematic" or "New Symbol" will set netlist_type to "spice" or "symbol" respectively
|
2020-10-12 13:13:31 +02:00 |
|
reduce_even_odd_array_labels.awk
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
rescale.awk
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
resources.tcl
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
save.c
|
added "auto join/trim wires" menu option since now the trim operation is doing fast even on big designs
|
2021-01-02 03:24:26 +01:00 |
|
scheduler.c
|
prepare for delete connection implementation
|
2021-01-02 23:42:22 +01:00 |
|
select.c
|
finalizing "select nets up to junctions"
|
2021-01-03 01:26:54 +01:00 |
|
sort_labels.awk
|
fix a regression in sort_labels.awk after moving tmpfile to /tmp; added oldvalue (for simulation) in hilight hash table
|
2020-12-26 23:53:26 +01:00 |
|
spice.awk
|
fixed typo in spice.awk
|
2020-12-20 12:46:00 +01:00 |
|
spice_netlist.c
|
hash_hi() made faster by caching sch_path_hash[]
|
2021-01-02 01:55:01 +01:00 |
|
store.c
|
each schematic windows has its own "current later" (rectcolor)
|
2020-12-06 16:40:08 +01:00 |
|
supergrep.awk
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
svgdraw.c
|
Add Shift-Delete command that selects all nets/labels/probes physically attached to current selected wire segment/label/pin/probe
|
2021-01-02 18:56:42 +01:00 |
|
symgen.awk
|
fix regression due to r1395, updated Changelog, fix set initial window size when doing ps/pdf export from cli
|
2020-12-17 03:48:34 +01:00 |
|
tedax.awk
|
hiertEDAx: don\t split on escaped white space. test schematic with weird instance/net names
|
2020-11-24 15:25:37 +01:00 |
|
tedax_netlist.c
|
hash_hi() made faster by caching sch_path_hash[]
|
2021-01-02 01:55:01 +01:00 |
|
token.c
|
finalizing "select nets up to junctions"
|
2021-01-03 01:26:54 +01:00 |
|
track_memory.awk
|
fix unfreed pointer in get_logic_value()
|
2020-12-28 12:29:57 +01:00 |
|
traduci.awk
|
"@#n:net_name" attribute (n = pin name or number) in symbols translates to net name attached to pin. "lab_show.sym" component that shows (does not assign) net name. "highlight=true" attribute can be given on instances in addition to symbols
|
2020-09-30 00:30:48 +02:00 |
|
verilog.awk
|
better node multiplicity detection in spice and verilog awk netlist post-processors (\?-?[0-9]+)
|
2020-10-16 00:13:39 +02:00 |
|
verilog_netlist.c
|
hash_hi() made faster by caching sch_path_hash[]
|
2021-01-02 01:55:01 +01:00 |
|
vhdl.awk
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |
|
vhdl_netlist.c
|
hash_hi() made faster by caching sch_path_hash[]
|
2021-01-02 01:55:01 +01:00 |
|
xinit.c
|
hash_hi() made faster by caching sch_path_hash[]
|
2021-01-02 01:55:01 +01:00 |
|
xschem.h
|
prepare for delete connection implementation
|
2021-01-02 23:42:22 +01:00 |
|
xschem.help
|
removed obsolete --a3page command option
|
2020-12-20 20:42:07 +01:00 |
|
xschem.tcl
|
finalizing "select nets up to junctions"
|
2021-01-03 01:26:54 +01:00 |
|
xschemrc
|
added "auto join/trim wires" menu option since now the trim operation is doing fast even on big designs
|
2021-01-02 03:24:26 +01:00 |
89f32313c3