Stefan Frederik
|
7f9ee9fc2a
|
add "xschem check_symbols" and "xschem reload_symbols" for future checking of symbols that are newer wrt to schematic. set mtime of newly created schematic (that does not exist on disk) to current time. Add verilog attributes to devices/pmos4.sym
|
2021-11-21 12:28:36 +01:00 |
|
Stefan Frederik
|
95095e97d0
|
add delays in logic/test_mos_verilog.sch
|
2021-11-21 01:45:16 +01:00 |
|
Stefan Frederik
|
0e91351e4a
|
fix depletion mos example
|
2021-11-21 01:18:12 +01:00 |
|
Stefan Frederik
|
94934b8989
|
added test_mos_verilog.sym example in top schematic page
|
2021-11-21 00:53:37 +01:00 |
|
Stefan Frederik
|
64586f0c2d
|
depletion nmos transistor drawn with drain side low as this is the way it is used
|
2021-11-21 00:02:48 +01:00 |
|
Stefan Frederik
|
10114ec838
|
add missing braces in update recent file submenu, fix file selector improperly setting main window title, added logic/test_mos_verilog.sch depletion mode verilog example
|
2021-11-20 23:44:19 +01:00 |
|
Stefan Frederik
|
b7b9d666a9
|
fix: avoid doing any erc checking/highlights if a schematic is explicitly loaded without linking components to symbols. This is done for instances with (spice|verilog)_stop=true attributes set to prevent unwanted symbol expansion
|
2020-12-23 18:16:53 +01:00 |
|
Stefan Schippers
|
f8f1626c1b
|
cleanup in print_spice_element(), print_verilog_primitive(), print_vhdl_primitive(), print_tedax_element(), parselabel allows ~ in node names (XSPICE inversion operator)
|
2020-10-13 02:52:37 +02:00 |
|
Stefan SChippers
|
5e8df730a0
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |