A configurable and approachable tool for FPGA debugging and rapid prototyping.
Go to file
Fischer Moseley df2dbf4ec6 update makefile to reflect new paths 2023-04-28 14:57:36 -04:00
.github/workflows enforce consistent naming of lut_mem module 2023-04-28 14:57:36 -04:00
doc enforce consistent naming of lut_mem module 2023-04-28 14:57:36 -04:00
examples simplify uart/ether APIs, improve lazy loading 2023-04-28 14:57:36 -04:00
src/manta simplify uart/ether APIs, improve lazy loading 2023-04-28 14:57:36 -04:00
test update makefile to reflect new paths 2023-04-28 14:57:36 -04:00
.gitignore move building examples into makefile, add working logic analyzer test 2023-04-03 23:47:36 -04:00
LICENSE.txt add badges to readme 2023-02-04 13:17:22 -05:00
Makefile update makefile to reflect new paths 2023-04-28 14:57:36 -04:00
README.md update readme before making publivc 2023-04-11 12:12:42 -04:00
mkdocs.yml add docs and add trigger config for logic analyzer 2023-04-17 18:14:31 -04:00
pyproject.toml update pyproject.toml to get verilog files from all subdirs 2023-04-28 14:57:36 -04:00

README.md

Manta: An In-Situ Debugging Tool for Programmable Hardware

functional_sim build_examples build_docs License: GPL v3 Code style: black

Manta is a tool for getting information into and out of FPGAs over an interface like UART or Ethernet. It's primarily intended for debugging, but it's robust enough to be a simple, reliable transport layer between a FPGA and a host machine. It lets you configure a series of cores on a shared bus via a YAML or JSON file, and then provides a Python API to each core, along with vendor-agnostic Verilog HDL to instantiate them on your FPGA.

For more information check out the docs: https://fischermoseley.github.io/manta