Files
klayout/testdata/algo
Matthias Koefferlein bdf5e3c124 WIP: fake pin debug issue with LVS
Fake pins: pins that happen because something connects to a cell at an
unexpected position. Such a pin is difficult to find. The solution is
to keep those nets and nur purge them so these nets can be identified
in the layout.

Here: is_floating? will be true only if there are no pins. Hence
nets with pins are not removed. is_passive is introduced for nets -
passive nets are such that don't have elements, but a pin.
Circuits are purged if they only have passive nets.
2019-09-30 21:58:13 +02:00
..
2019-02-17 11:42:30 +01:00
2019-02-13 01:11:15 +01:00
2019-02-17 11:42:30 +01:00
2018-12-26 00:36:54 +01:00
2019-06-13 13:40:57 +02:00
2019-05-25 01:19:32 +02:00
2019-08-30 10:52:51 +02:00
2019-08-30 10:52:51 +02:00
2019-08-30 10:52:51 +02:00
2019-08-30 11:01:00 +02:00
2019-08-30 11:01:00 +02:00
2019-08-30 11:01:00 +02:00
2019-05-19 23:42:31 +02:00
2019-07-19 00:02:05 +02:00
2019-07-19 00:02:05 +02:00
2019-04-01 22:46:33 +02:00
2019-07-22 23:02:31 +02:00
2019-08-19 21:45:40 +02:00
2019-08-19 21:45:40 +02:00
2019-08-19 21:45:40 +02:00
2019-08-19 21:45:40 +02:00
2019-08-19 21:45:40 +02:00
2019-08-19 22:51:22 +02:00
2019-01-31 22:23:58 +01:00