luke/abc
1
0
Fork 0
mirror of https://github.com/YosysHQ/abc.git synced 2026-09-01 02:08:10 +02:00
Code Issues Packages Projects Releases Wiki Activity
1,338 Commits 30 Branches 59 Tags
fdf5ad34339c3ca9bdcac8a409dea832469fc6da
Commit Graph
735 Commits
Author SHA1 Message Date
Alan Mishchenko fdf5ad3433 Cleaned 'abc.c' by removing useless procedures. 2012-09-15 23:52:36 -07:00
Alan Mishchenko 69bbfa9856 Created new abstraction package from the code that was all over the place. 2012-09-15 23:27:46 -07:00
Alan Mishchenko 117bc0dbcd Prepared &gla to try abstracting and proving concurrently. 2012-09-14 21:20:37 -07:00
Alan Mishchenko 3b14c7b490 Prepared &gla to try abstracting and proving concurrently. 2012-09-14 13:31:29 -07:00
Alan Mishchenko 19c28cae94 Prepared &gla to try abstracting and proving concurrently. 2012-09-14 10:27:48 -07:00
Alan Mishchenko a246882a5b Scalable gate-level abstraction. 2012-09-11 19:11:51 -07:00
Niklas Een 1c865bf229 Added -C to command line for running commands, then staying in interactive mode 2012-09-11 18:48:43 -07:00
Alan Mishchenko 784a3579e5 Fixing Verilog writer's way of writing module names. 2012-09-11 18:44:07 -07:00
Alan Mishchenko d40af538e2 Unified print-out of property failures produced by all engines. 2012-09-09 20:46:34 -07:00
Alan Mishchenko 56117d56e8 Added switch '-p' to '&gla -n' to use full proof for UNSAT core computation (for experiments). 2012-09-09 15:28:31 -07:00
Alan Mishchenko 4333fd24d2 Started CEX minimization procedure. 2012-09-08 18:28:13 -07:00
Alan Mishchenko 5ca4f3cf9f Updating &gla_refine to perform suffic refinement. 2012-09-07 23:26:23 -07:00
Alan Mishchenko 548e04192b Updating &gla_refine to perform suffic refinement. 2012-09-07 20:44:12 -07:00
Alan Mishchenko 39fe23f079 Integrated new fast semi-canonical form for Boolean functions up to 16 inputs. 2012-09-06 15:52:54 -07:00
Alan Mishchenko 9c8be56ccd Integrated new fast semi-canonical form for Boolean functions up to 16 inputs. 2012-09-06 15:32:07 -07:00
Alan Mishchenko cd2bd70865 Added switch 'dch -r' to skip choices with structural support redundancy. 2012-09-05 19:39:25 -07:00
Alan Mishchenko c1f4545e07 Added error message when the user is trying 'dsat' for multi-output comb miters. 2012-09-05 18:53:21 -07:00
Alan Mishchenko f6b67d7846 Added new command &gla_shrink. 2012-09-04 23:57:58 -07:00
Alan Mishchenko 8e12b60b66 Better batch mode printout. 2012-09-04 14:39:14 -07:00
Alan Mishchenko 05f51cbb2a Enabled recording the name of the file GIA is coming from. 2012-09-04 13:52:42 -07:00
Alan Mishchenko 9621ae946e Added switch &srm -A <file> for dumping SRM into a user-specified file. 2012-09-02 20:12:03 -07:00
Alan Mishchenko a49ba2d280 Fixing the way constants are written into mapped Verilog files. 2012-08-31 00:05:10 -07:00
Alan Mishchenko 3400670839 Handling constant nodes in gate sizing. 2012-08-30 13:58:26 -07:00
Alan Mishchenko 83bfe0b1fe New package to read/write a subset of Liberty for STA. 2012-08-29 16:20:39 -07:00
Alan Mishchenko 6814c48bb4 Added an API to convert a multi-output PLA into a shared AIG. 2012-08-29 12:43:55 -07:00
Alan Mishchenko 5ff49be993 Ensured that SC mapped network is always in a topo order. 2012-08-28 19:42:53 -07:00
Alan Mishchenko 9b02fe59bd Added buffering based on combinational merging. 2012-08-28 19:24:13 -07:00
Alan Mishchenko 329831bdac Bug fix: abstraction commands not properly updating status when dumping intermediate abstraction. 2012-08-28 12:12:24 -07:00
Alan Mishchenko 8a1d439cb1 Added precomputation of TFO ordering for incremental network updates. 2012-08-27 22:11:29 -07:00
Alan Mishchenko a6bfd49591 Improved printout of command history. 2012-08-27 19:57:44 -07:00
Alan Mishchenko da6838463f Added features 'map -M <float>' to control the use of large gates. 2012-08-27 14:29:32 -07:00
Alan Mishchenko 889ed19c1c Compiler warnings. 2012-08-26 09:31:43 -07:00
Alan Mishchenko 137f0347f0 Added switch '&gla -m' to dump original miter with the abstraction map. 2012-08-26 09:21:45 -07:00
Alan Mishchenko fba0552f87 Added recording history of used commands into file 'abc.history' (Windows only). 2012-08-25 14:57:06 -07:00
Alan Mishchenko bffbd05a2f Added recording history of used commands into file 'abc.history' (Windows only). 2012-08-25 13:43:44 -07:00
Alan Mishchenko 2a7a06b653 Added recording history of used commands into file 'abc.history' (Windows only). 2012-08-25 12:32:44 -07:00
Alan Mishchenko 49c5799934 Several improvements to command 'testnpn'. 2012-08-25 10:30:53 -07:00
Alan Mishchenko f85db9dd1f Compiler warnings. 2012-08-24 21:36:09 -07:00
Alan Mishchenko 13bd7b334c New package to read/write a subset of Liberty for STA. 2012-08-24 21:31:46 -07:00
Alan Mishchenko 22d21a5c44 Added recording history of used commands into file 'abc.history' (Windows only). 2012-08-24 15:44:33 -07:00
Alan Mishchenko 7e2b007762 Added recording history of used commands into file 'abc.history' (Windows only). 2012-08-24 12:25:53 -07:00
Alan Mishchenko 4a9152d0e1 Changed command 'sim' to work with a miter by default (replace 'sim -m' by 'sim' in verification applications). 2012-08-24 11:14:40 -07:00
Alan Mishchenko 942600414d Added simulation of comb circuits with user-specified patterns in command 'sim'. 2012-08-24 11:12:51 -07:00
Alan Mishchenko 12c776ed6e Added new algorithm for NPN semi-canonical form computation. 2012-08-23 22:20:27 -07:00
Alan Mishchenko 20518f59d1 Compiler warnings. 2012-08-09 18:45:53 -07:00
Alan Mishchenko 8ad4a10fae Compiler warnings. 2012-08-09 18:07:00 -07:00
Alan Mishchenko 41fa9a1016 New command 'testnpn' to compare semi-canonical forms. 2012-08-08 01:42:14 -07:00
Alan Mishchenko 6a9eaec3b5 Changing the default value '&gla -n' to the opposite. 2012-08-06 07:44:55 -07:00
Alan Mishchenko 30ae05f0a5 Scalable gate-level abstraction. 2012-08-03 18:25:47 -07:00
Alan Mishchenko e9af6c3cec Scalable gate-level abstraction. 2012-08-02 23:44:48 -07:00