luke
/
abc
mirror of https://github.com/YosysHQ/abc.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Compiler warnings.

This commit is contained in:
Alan Mishchenko 2012-08-26 09:31:43 -07:00
parent 137f0347f0
commit 889ed19c1c
3 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/base/cmd/cmdHist.c
View File

@ -60,7 +60,7 @@ void Cmd_HistoryAddCommand( Abc_Frame_t * p, const char * command )
strncmp(Buffer,"source",6) &&
strncmp(Buffer,"history",7) && strncmp(Buffer,"hi ", 3) && strcmp(Buffer,"hi") )
{
char * pStr;
char * pStr = NULL;
int i, Start = Abc_MaxInt( 0, Vec_PtrSize(p->aHistory) - nLastLooked );
// do not enter if the same command appears among nLastLooked commands
Vec_PtrForEachEntryStart( char *, p->aHistory, pStr, i, Start )

2
src/map/scl/sclTime.c
View File

@ -132,7 +132,7 @@ float Abc_SclTotalArea( SC_Man * p, Vec_Ptr_t * vNodes )
Vec_Flt_t * Abc_SclFindWireCaps( SC_Man * p, Vec_Ptr_t * vNodes )
{
Vec_Flt_t * vCaps = NULL;
SC_WireLoad * pWL;
SC_WireLoad * pWL = NULL;
int i, Entry, EntryPrev, EntryMax;
p->pWireLoadUsed = NULL;
if ( p->pLib->default_wire_load_sel )

2
src/proof/fra/fraSim.c
View File

@ -894,7 +894,7 @@ Vec_Str_t * Fra_SmlSimulateReadFile( char * pFileName )
Vec_StrPush( vRes, (char)(c - '0') );
else if ( c != ' ' && c != '\r' && c != '\n' && c != '\t' )
{
printf( "File \"%s\" contains symbol (%c) other than \'0\' or \'1\'.\n", (char)c );
printf( "File \"%s\" contains symbol (%c) other than \'0\' or \'1\'.\n", pFileName, (char)c );
Vec_StrFreeP( &vRes );
break;
}