luke
/
abc
mirror of https://github.com/YosysHQ/abc.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
4,977 Commits 27 Branches 57 Tags 58 MiB
Commit Graph

4839 Commits

Author SHA1 Message Date
Alan Mishchenko baf2a6508d Experiment with simulation. 2021-09-22 17:43:09 -07:00
Alan Mishchenko cc13d1fb47 Adding command &reshape. 2021-09-21 10:50:10 -07:00
Alan Mishchenko 627c7d33fd Adding command &reshape. 2021-09-21 10:28:45 -07:00
Alan Mishchenko 1e69e7e7d1 Adding command &reshape. 2021-09-21 10:22:40 -07:00
Alan Mishchenko a363256098 Removing unused command. 2021-09-21 10:08:04 -07:00
Alan Mishchenko e2f1548217 Various changes. 2021-09-21 10:00:46 -07:00
Alan Mishchenko 6ca31c475f Improving MiniAIG and name manager. 2021-09-16 21:51:10 -07:00
Alan Mishchenko 997e1a2ddc Further debugging of MiniLUT APIs. 2021-09-16 17:48:57 -07:00
Alan Mishchenko ecda331a2a Various changes. 2021-09-14 22:01:41 -07:00
Alan Mishchenko c557272241 Enable command 'pipe' for pipelining. 2021-09-13 09:44:28 -07:00
Alan Mishchenko 2f993e583d Bug fix in MiniLUT code. 2021-09-13 08:40:44 -07:00
Alan Mishchenko d3d5644005 Procedure to printout MiniLUT. 2021-09-11 09:11:02 -07:00
Alan Mishchenko bafd2a7820 Disabling command print_mint when CUDD is not used. 2021-09-07 19:40:57 -07:00
Alan Mishchenko 9d89faa82b Bug fix in logic optimization. 2021-09-06 11:40:29 -07:00
Alan Mishchenko 14dc389e62 Bug fix in the timing manager. 2021-09-06 09:53:49 -07:00
Alan Mishchenko e7a029d73f Various changes. 2021-09-04 19:21:59 -07:00
Alan Mishchenko ed9c16d4f5 Additional MiniLUT API. 2021-09-03 18:14:10 -07:00
Alan Mishchenko a718318740 Various changes. 2021-09-02 22:54:19 -07:00
Alan Mishchenko 388255e557 Allow &mfs to work on sequential AIGs. 2021-08-24 14:51:24 -07:00
Alan Mishchenko 85a94766a6 Compiler warnings. 2021-08-23 19:56:26 -07:00
Alan Mishchenko 67c47fa44a Adding input/output/flop name reading in command &r. 2021-08-22 20:05:15 -07:00
Alan Mishchenko 625ccde611 Support of pair-wise miter and other changes. 2021-08-22 13:05:28 -07:00
alanminko 3b4a4481a1
Merge pull request #132 from jamesjer/aliasing 
Fix violation of C strict aliasing rules.
 2021-08-19 09:51:25 -07:00
alanminko 0fc13478b8
Merge pull request #133 from twier/inv_get_name_mangling_fix 
Fix name-mangling behavior of inv_get
 2021-08-19 09:48:58 -07:00
Alan Mishchenko 77760dd8ac Extending &trim to trim structurally equivalent primary outputs. 2021-08-19 09:48:46 -07:00
Tobias Wiersema b82a7f4677 Add comment to Wlc_NtkGetInv about vNamesIn's role 2021-08-19 18:01:38 +02:00
Tobias Wiersema d55e8fab82 Fix typo inifity -> infinity in inv_get help 2021-08-19 17:57:54 +02:00
Tobias Wiersema ca710b3dda Add inv_get -f to read flop names from GIA 2021-08-19 17:57:19 +02:00
Alan Mishchenko 4da6cc8904 Improving AIG to Verilog converter. 2021-08-17 16:52:29 -07:00
Alan Mishchenko e9b487666d Suggested changes to collect and pass timing information (unused variable). 2021-08-12 18:27:40 -07:00
Alan Mishchenko 0deb8bf632 Suggested changes to collect and pass timing information (compiler issues). 2021-08-12 18:26:37 -07:00
Alan Mishchenko e8ac47641f Suggested changes to collect and pass timing information. 2021-08-12 18:25:00 -07:00
Jerry James c312e41601 Fix violation of C strict aliasing rules. 2021-08-09 16:24:04 -06:00
Alan Mishchenko 99ab99bfa6 Making &cec support the miter circuit. 2021-08-05 15:05:59 -07:00
Alan Mishchenko ddc574a954 Supporting simple operators in NDR. 2021-08-05 14:01:55 -07:00
Alan Mishchenko ab29dad7f4 Adding node ordering options to command &dfs. 2021-08-05 11:07:16 -07:00
Alan Mishchenko ae98e57caf Bug fix. 2021-08-03 10:14:10 -07:00
Alan Mishchenko dd87461ac9 Experiments with LUT mapping for small functions. 2021-08-02 16:48:52 -07:00
Alan Mishchenko 5f8d4e72d1 Experiments with LUT mapping for small functions. 2021-08-02 16:46:56 -07:00
Alan Mishchenko 03bb1e49bf Experiments with LUT mapping for small functions. 2021-08-01 12:14:38 -07:00
Alan Mishchenko 4cf906d2fc Experiments with LUT mapping for small functions. 2021-08-01 12:13:27 -07:00
Alan Mishchenko e162a26197 Allow retiming to skip some logic. 2021-07-31 22:46:47 -07:00
Alan Mishchenko 692dd76319 Upgrading choice computation. 2021-07-31 15:34:46 -07:00
Alan Mishchenko d925e4802c Experiments with cofactoring. 2021-07-31 11:30:19 -07:00
Alan Mishchenko a162b1f47a Experimental simulation commands. 2021-07-25 14:11:34 -07:00
Alan Mishchenko 62180f3576 Command to move CI/CO names. 2021-07-16 13:46:41 -07:00
Alan Mishchenko 6e5a797a6d Command to move CI/CO names. 2021-07-16 13:44:38 -07:00
Alan Mishchenko d9aeaade3b Several unrelated changes. 2021-07-15 18:23:04 -07:00
Alan Mishchenko 3e67d167f5 Experiments with LUT mapping for small functions. 2021-07-13 19:05:02 -07:00
Alan Mishchenko be14c39740 Experiments with MUX decomposition. 2021-07-11 00:04:59 -07:00
Alan Mishchenko 9fac6c7a8b Experiments with CEC. 2021-07-10 10:50:33 -07:00
Alan Mishchenko fdc9e89d66 Simple AIGER reader/writer. 2021-07-09 11:53:50 -07:00
Alan Mishchenko 4116e13b5e Experiments with MUX decomposition. 2021-07-08 21:54:46 -07:00
Alan Mishchenko 96b9192c78 Experiments with MUX decomposition. 2021-07-08 21:54:07 -07:00
Alan Mishchenko 5a135c8799 Experiments with MUX decomposition. 2021-07-08 21:42:15 -07:00
Alan Mishchenko 4c90af0f10 Potential upgrade to 'dsec'. 2021-06-25 07:05:38 -07:00
Alan Mishchenko 28ba2c5213 Adding place holder file for resub experiments. 2021-06-24 19:18:28 -07:00
Alan Mishchenko b4f099c511 Experiments with LUT mapping for small functions. 2021-06-19 19:26:41 -07:00
Alan Mishchenko db3f5b6d0b Experiments with cut computation. 2021-06-08 11:39:42 -07:00
Alan Mishchenko 7d18d6b7aa Experiments with cut computation. 2021-06-05 17:48:12 -07:00
Alan Mishchenko 84ec53fbf9 Disabled special handling of 2-input LUTs. 2021-06-03 08:39:30 -07:00
Alan Mishchenko 7fcbffd2af Disabled special handling of 2-input LUTs. 2021-06-02 18:57:22 -07:00
Alan Mishchenko 8889ccb18c Updating LUT synthesis code. 2021-05-26 23:25:08 -07:00
Alan Mishchenko 49078ffebf Updating LUT synthesis code. 2021-05-25 23:12:30 -07:00
Alan Mishchenko d35b05859c Adding command &extract. 2021-05-18 16:42:16 -07:00
Alan Mishchenko 91a2eafc7a Fixing memory leak in the SAT sweeper. 2021-05-16 20:39:47 -07:00
Alan Mishchenko 93849685b3 Updating LUT synthesis code. 2021-05-16 20:35:55 -07:00
Alan Mishchenko 0ce11851bc Updating LUT synthesis code. 2021-05-16 20:33:53 -07:00
Alan Mishchenko 610a3d3fc2 Adding switch muxes -a to create networks of ADDs. 2021-05-15 13:28:06 -07:00
Alan Mishchenko ed13c6d4d2 Updating LUT synthesis code. 2021-05-11 17:45:20 -07:00
Alan Mishchenko e6a47c3e41 Disable cube-sort when deriving SOPs. 2021-05-11 15:54:43 -07:00
Alan Mishchenko aa9fe1f240 Updating LUT synthesis code. 2021-05-11 15:04:15 -07:00
Alan Mishchenko 76bed2055c Updating LUT synthesis code. 2021-05-08 20:10:44 -07:00
Alan Mishchenko 17476146ca Fixing mismatch in &cec -x which should return undecided rather than non-equivalent when the miter cannot be reduced to constant 0. 2021-05-08 19:07:10 -07:00
Alan Mishchenko 45acbef882 Updating cost function in &save/&load. 2021-05-08 14:02:51 -07:00
Alan Mishchenko 13a0bb97b5 Updating cost function in &save/&load. 2021-05-08 14:00:32 -07:00
Alan Mishchenko 174f27d981 Bug fix in &blut. 2021-05-08 13:28:27 -07:00
Alan Mishchenko 7d90895dcf Experiments with LUT mapping for small functions. 2021-05-01 22:44:29 -07:00
Alan Mishchenko 645752f7d6 Making sure read_bench can read nodes up to 15 inputs. 2021-04-30 16:12:15 -07:00
Alan Mishchenko 9b75906740 Several changes for standard mapping. 2021-04-28 00:11:02 -07:00
Alan Mishchenko 5f8a8a596a Upgrade to the circuit-based solver. 2021-04-27 14:46:05 -07:00
Alan Mishchenko de71e5f610 Passing node labels. 2021-04-26 18:52:44 -07:00
Alan Mishchenko 75981f7fee Computing sum of PO support sizes. 2021-04-09 13:46:52 -07:00
Alan Mishchenko 796c29039a Making default value (-M 0) work correctly in &mfs. 2021-04-07 21:32:52 -07:00
Alan Mishchenko 9145a5c20d An option to extend the number of primary inputs. 2021-03-28 15:40:27 -10:00
Alan Mishchenko 18088bd7dc Compiler warnings. 2021-03-28 14:54:07 -10:00
Alan Mishchenko 35a4ce557c Compiler warnings. 2021-03-28 14:52:11 -10:00
Alan Mishchenko 6a03ece98d Command &iwls21test for evaluating the results of 2021 IWLS Contest. 2021-03-28 14:49:27 -10:00
Alan Mishchenko 66098723eb Adding a random seed to control randomness in 'permute' (correction). 2021-03-11 17:50:56 -10:00
Alan Mishchenko b2ca837521 Adding a random seed to control randomness in 'permute'. 2021-03-11 17:45:01 -10:00
Alan Mishchenko f87c8b434a Modification suggested by David Geiger to fix an obscure memory problem. 2021-02-03 16:01:16 -10:00
Alan Mishchenko e463930709 Updating the mapper when user-specific matching is used. 2021-01-09 18:39:37 -08:00
Alan Mishchenko cd8843c06c Preventing command history from being overwritten by internal scripts. 2021-01-09 13:06:45 -08:00
Alan Mishchenko bf96f0b31d Experiments with simulation. 2021-01-01 00:44:02 -08:00
Alan Mishchenko d0efef2fe9 Experiments with simulation. 2020-12-30 11:24:35 -08:00
Alan Mishchenko e44f409c1d Integrating Glucose into &sat. 2020-12-21 13:23:53 -08:00
Alan Mishchenko f06217e25a Compiler warnings. 2020-12-21 12:45:50 -08:00
Alan Mishchenko 73dcdab6d8 Adding solver type in &sat. 2020-12-16 22:04:06 -08:00
Alan Mishchenko 8066fdbcb5 Adding generation of combinational speculative miters. 2020-12-16 10:31:25 -08:00
Alan Mishchenko 06094ade87 Adding switch to replace proved outputs by const0. 2020-12-16 00:06:31 -08:00