mirror of https://github.com/YosysHQ/abc.git
Experiments with LUT mapping for small functions.
This commit is contained in:
parent
5f8d4e72d1
commit
dd87461ac9
|
|
@ -536,7 +536,6 @@ static inline word Abc_TtSimple6Min_rec( Gia_Man_t * p, word uF, word uC, int nV
|
|||
if ( 1 && vNodes )
|
||||
{
|
||||
int iLit;
|
||||
int s = 0;
|
||||
Vec_WrdForEachEntryDouble( vNodes, uRes2, iLit, i )
|
||||
if ( !((uF ^ uRes2) & uC) )
|
||||
{
|
||||
|
|
|
|||
Loading…
Reference in New Issue