| .. |
|
bank.py
|
Move bank select below row decoder, col mux, or col decoder.
|
2018-04-23 12:17:16 -07:00 |
|
bank_select.py
|
Supply to M3 for bank select logic
|
2018-04-11 16:55:09 -07:00 |
|
bitcell.py
|
changed case of handmade bitcell pins from upper case to lower case. Made changes in other modules that are affected by this case. Only for SCMOS for this commit
|
2018-05-22 14:16:51 -07:00 |
|
bitcell_array.py
|
resolved conflicts with bitcell_array after PrivateRAM merge
|
2018-05-22 14:12:14 -07:00 |
|
control_logic.py
|
Change stages of delay to odd
|
2018-04-16 10:15:15 -07:00 |
|
delay_chain.py
|
Add dffs to control logic. Rename layout pin segment/rect functions for consistency. Redo gnd/vdd pins in control.
|
2018-03-23 08:14:09 -07:00 |
|
dff.py
|
Add dff_buf for buffered flop arrays.
|
2018-03-04 16:13:10 -08:00 |
|
dff_array.py
|
Reworking control logic for veritcal poly. Rewrote delay line. Rewrote buffered-DFF array.
|
2018-03-23 08:12:47 -07:00 |
|
dff_buf.py
|
Add dffs to control logic. Rename layout pin segment/rect functions for consistency. Redo gnd/vdd pins in control.
|
2018-03-23 08:14:09 -07:00 |
|
dff_buf_array.py
|
Add M3 pins on dff_buf array
|
2018-04-11 12:09:15 -07:00 |
|
dff_inv.py
|
Add dffs to control logic. Rename layout pin segment/rect functions for consistency. Redo gnd/vdd pins in control.
|
2018-03-23 08:14:09 -07:00 |
|
dff_inv_array.py
|
Add bank_sel to bank_select module as input.
|
2018-03-23 08:13:39 -07:00 |
|
hierarchical_decoder.py
|
Remove supply rails in decoder
|
2018-04-16 15:59:52 -07:00 |
|
hierarchical_predecode.py
|
Remove dead logic
|
2018-04-11 16:54:55 -07:00 |
|
hierarchical_predecode2x4.py
|
First version of analytical power models. Still huge room for improvement. Analytical power printed with 1 verbose level.
|
2018-02-26 16:32:28 -08:00 |
|
hierarchical_predecode3x8.py
|
First version of analytical power models. Still huge room for improvement. Analytical power printed with 1 verbose level.
|
2018-02-26 16:32:28 -08:00 |
|
ms_flop.py
|
Fixed comment style on power functions. Also added power parameters to scn3me_subm tech file and tested functionality.
|
2018-03-01 23:34:15 -08:00 |
|
ms_flop_array.py
|
Fix ms_flop array for M3 supplies
|
2018-04-11 14:25:04 -07:00 |
|
precharge_array.py
|
Route precharge_array vdd in M3
|
2018-04-04 13:49:55 -07:00 |
|
replica_bitcell.py
|
Organize top-level files into subdirs.
|
2018-02-09 10:25:24 -08:00 |
|
replica_bitline.py
|
Commit local changes. Forgot what the status is.
|
2018-05-11 09:15:29 -07:00 |
|
sense_amp.py
|
Fixed comment style on power functions. Also added power parameters to scn3me_subm tech file and tested functionality.
|
2018-03-01 23:34:15 -08:00 |
|
sense_amp_array.py
|
Undoing last change.
|
2018-04-23 08:48:50 -07:00 |
|
single_level_column_mux_array.py
|
Move precharge and column mux cells to pgate directory.
|
2018-04-06 17:15:14 -07:00 |
|
tri_gate.py
|
Fixed comment style on power functions. Also added power parameters to scn3me_subm tech file and tested functionality.
|
2018-03-01 23:34:15 -08:00 |
|
tri_gate_array.py
|
Tri gate and array supply to M2 and M3
|
2018-04-11 15:11:47 -07:00 |
|
wordline_driver.py
|
Move supply to M3 in wordline driver
|
2018-04-11 16:23:45 -07:00 |
|
write_driver.py
|
Organize top-level files into subdirs.
|
2018-02-09 10:25:24 -08:00 |
|
write_driver_array.py
|
Remove m2 from write driver
|
2018-04-16 16:15:35 -07:00 |
766042fe69