luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
17,415 Commits 135 Branches 69 Tags 48 MiB
Commit Graph

2187 Commits

Author SHA1 Message Date
Emil J. Tywoniak b29f04fb38 rtlil: sort twines by string, not by ID, in sort methods 2026-07-13 13:08:12 +02:00
Emil J. Tywoniak 5672ecf584 ff: fix src_twine 2026-07-13 13:07:37 +02:00
Emil J. Tywoniak 4985df71cb kernel: add SwitchRule signal_src 
(cherry picked from commit 53585db9f7)
 2026-06-24 16:43:14 +02:00
Emil J. Tywoniak 5209a116ff rtlil: add case_src to CaseRule 
(cherry picked from commit a217a5c716)
 2026-06-24 16:33:08 +02:00
Emil J. Tywoniak 6646b1dbf9 rtlil: add source tracking to CaseRule actions 
(cherry picked from commit c36370f227)
 2026-06-24 15:23:12 +02:00
Emil J. Tywoniak 2330860c48 rtlil: replace SigSig actions with new type SyncAction 
(cherry picked from commit 94a53e08bc)
 2026-06-24 15:14:53 +02:00
Emil J. Tywoniak f5b21ecc68 patch: fix signorm commit broken by twine rename 2026-06-24 12:25:20 +02:00
Emil J. Tywoniak a84a2d9d56 rtlil: options for dumping twines 2026-06-24 12:24:51 +02:00
Emil J. Tywoniak 5b5e7ce771 functinoal: twines 2026-06-24 11:53:09 +02:00
Emil J. Tywoniak 7c73fd62e4 twine: fix replayability, reduce TwineSearch usage 2026-06-22 17:53:19 +02:00
Emil J. Tywoniak ef4ed3ef15 twine: auto type WIP 2026-06-22 00:29:11 +02:00
Emil J. Tywoniak 1b7daaae2e signorm: discard newly_driven capacity for performance 2026-06-20 18:09:10 +02:00
Emil J. Tywoniak 54a3baa2de rtlil: fix twine handling 2026-06-19 11:39:47 +02:00
Emil J. Tywoniak 63043901ea twine: switch to std::deque from forked plf::colony 2026-06-19 11:39:47 +02:00
Emil J. Tywoniak bffe7a6e57 WIP migration to twine 2026-06-18 21:54:57 +02:00
Emil J. Tywoniak 0c450ce8c8 WIP migration to twine 2026-06-18 19:27:41 +02:00
Emil J. Tywoniak 25f27026f0 newcelltypes: twines 2026-06-17 00:05:52 +02:00
Emil J. Tywoniak 7baf458ffe ff: twines 2026-06-16 23:16:36 +02:00
Emil J. Tywoniak 3a5f5c77bf twine: avoid TwinePool::lookup 2026-06-16 22:57:13 +02:00
Emil J. Tywoniak 4061593ce5 twine: GC again 2026-06-16 14:13:40 +02:00
Emil J. Tywoniak e5f6755ffd prevent IdString construction when looking up module from instance type 2026-06-16 13:16:18 +02:00
Emil J. Tywoniak 45c1654938 twine: GC again WIP 2026-06-16 13:15:39 +02:00
Emil J. Tywoniak 9cb838febe twine: fix another off-by-one 2026-06-15 18:55:21 +02:00
Emil J. Tywoniak d96461e40c twine: fix off-by-one static twine error 2026-06-15 17:41:21 +02:00
Emil J. Tywoniak dcc74755e7 WIP 2026-06-15 11:26:09 +02:00
Emil J. Tywoniak d22805bd47 WIP 2026-06-12 16:25:07 +02:00
Emil J. Tywoniak c3ffbf6fae WIP 2026-06-12 00:18:53 +02:00
Emil J. Tywoniak afdae7b87e WIP 2026-06-11 20:02:02 +02:00
Emil J. Tywoniak 8e522b08c0 WIP 2026-06-11 13:17:54 +02:00
Emil J. Tywoniak f592f2f3af WIP 2026-06-10 19:22:53 +02:00
Emil J. Tywoniak 015ab4e45b twine: start indexable colony with integer indices including preallocated twines 2026-06-10 14:54:48 +02:00
Emil J. Tywoniak 8ab96a4285 BROKEN 2026-06-10 14:54:48 +02:00
Emil J. Tywoniak 2117af318c WIP 2026-06-10 14:54:48 +02:00
Emil J. Tywoniak d13dfc21f4 WIP 2026-06-10 14:54:48 +02:00
Emil J. Tywoniak 1a8a95b472 rtlil: fix masquerade 2026-06-10 14:54:45 +02:00
Emil J. Tywoniak 2d3b7e9c92 rtlil: introduce ModuleNameMasq (KNOWN BROKEN, do not merge) 2026-06-10 14:54:43 +02:00
Emil J. Tywoniak 734593e12d rtlil: Module::clone attaches to source design; callers use clone(dst) 2026-06-10 14:54:34 +02:00
Emil J. Tywoniak 8f8a07efee rtlil: replace AttrObject::meta_idx_ with ObjMeta pointer 2026-06-10 14:54:31 +02:00
Emil J. Tywoniak cfd7edc608 Patch: route staged cell names through per-Patch dict 2026-06-10 14:54:27 +02:00
Emil J. Tywoniak 0f31d3089e rtlil: extend per-Design meta vector to hold name slot 2026-06-10 14:54:16 +02:00
Emil J. Tywoniak f1edb571f2 rtlil: evacuate src_id_ from AttrObject to per-Design meta vector 2026-06-10 14:54:05 +02:00
Emil J. Tywoniak e70eed3296 rtlil: add Module* back-pointer to RTLIL::Memory 2026-06-10 14:53:59 +02:00
Emil J. Tywoniak 9ed93e210b rtlil: add per-Design src meta vector + freelist 2026-06-10 14:53:55 +02:00
Emil J. Tywoniak 29ab42bc4e rtlil: add Module* back-pointer to inner-process AttrObjects 2026-06-10 14:53:48 +02:00
Emil J. Tywoniak 3424c00cd0 twine 2026-06-10 14:53:45 +02:00
Emil J. Tywoniak 3d27e83d0f memory_map: propagate Mem src onto every generated cell 2026-06-10 14:53:42 +02:00
Emil J. Tywoniak 7656347b44 patch: split into single-output patch + multi-output patch_ports; drop input-cone gc 2026-06-10 14:53:37 +02:00
Emil J. Tywoniak 61b0dfd3bf patch: gc collects src from every removed cell; ff.cc routes through Patch 2026-06-10 14:53:28 +02:00
Emil J. Tywoniak e583da906d patch: merge src into existing cells; opt_merge/_inc + onehot + ff.cc use Patch 2026-06-10 14:53:19 +02:00
Emil J. Tywoniak ea41e61a36 utils: add BitGrouper for shared bit-partition logic 2026-06-10 14:53:13 +02:00