This website requires JavaScript.
Explore
Help
Register
Sign In
luke
/
xschem
mirror of
https://github.com/StefanSchippers/xschem.git
Watch
1
Star
0
Fork
You've already forked xschem
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
fe1f7c57a7
xschem
/
xschem_library
History
Stefan Frederik
780b994aeb
use short data type for small integer data: rot, flip, dash, bus etc...
2020-12-05 03:16:01 +01:00
..
binto7seg
populating xschem git repo
2020-08-08 15:47:34 +02:00
devices
more consistent get_tok_value() regarding escaping
2020-11-29 01:59:17 +01:00
examples
use short data type for small integer data: rot, flip, dash, bus etc...
2020-12-05 03:16:01 +01:00
gschem_import
populating xschem git repo
2020-08-08 15:47:34 +02:00
logic
cleanup in print_spice_element(), print_verilog_primitive(), print_vhdl_primitive(), print_tedax_element(), parselabel allows ~ in node names (XSPICE inversion operator)
2020-10-13 02:52:37 +02:00
ngspice
get_tok_value: even if called with "with_quotes=2" do not skip unescaped backslashes that are outside "quotes". Added dynamic netlisting test circuit in examples
2020-10-23 23:17:55 +02:00
pcb
preserve backslashes in instance name after doing an editprop(). get_tok_value() fix: do not eat "\" if called with with_quotes=1
2020-12-01 12:00:18 +01:00
rom8k
some clarifications of steps to be taken to simulate example rom8k circuit
2020-10-08 23:24:27 +02:00
rulz-r8c33
"@#n:net_name" attribute (n = pin name or number) in symbols translates to net name attached to pin. "lab_show.sym" component that shows (does not assign) net name. "highlight=true" attribute can be given on instances in addition to symbols
2020-09-30 00:30:48 +02:00
symgen
removed unused files
2020-08-24 10:01:41 +02:00
xTAG
populating xschem git repo
2020-08-08 15:47:34 +02:00
Makefile
populating xschem git repo
2020-08-08 15:47:34 +02:00