stefan schippers
|
b16a5ef927
|
code comments
|
2024-12-23 12:24:06 +01:00 |
stefan schippers
|
20359ed43e
|
update license info. Remove unneeded newline saving in version line of .sch/.sym files, remove c89 flag based on lib versions
|
2024-11-12 20:23:18 +01:00 |
stefan schippers
|
9c750b5044
|
add @#pin:spice_get_voltage attribute for pin texts that displays voltage of net attached to pin. remove net_name=... attributes from symbols and instance global attributes since it is no more used. set default value for show_pin_net_names to 1.
|
2024-05-02 10:32:12 +02:00 |
stefan schippers
|
a65cd534b7
|
update circuit examples
|
2023-10-23 18:41:13 +02:00 |
stefan schippers
|
94bccc08d9
|
do not duplicate empty strings as NULLs in hash tables
|
2023-10-09 12:49:11 +02:00 |
stefan schippers
|
245993f034
|
added attributes spice_ignore=short, verilog_ignore=short, .... that will transform the instance into a short in the current netlisting mode, shorting all pins to the same net. Works similarly as lvs_ignore=short, but does not need lvs_ignore global setting
|
2023-06-07 03:41:49 +02:00 |
stefan schippers
|
48549f1212
|
update test schematics
|
2023-01-23 18:23:18 +01:00 |
Stefan Frederik
|
4c43e77818
|
eliminated hide=true attribute for backannotation current/voltage texts (will be hidden anyway if no sim data is loaded)
|
2022-10-24 17:28:39 +02:00 |
Stefan Frederik
|
dad83010f0
|
perf. improvements in plot_raw_custom_data() / ravg_store()
|
2022-10-17 15:17:47 +02:00 |
Stefan Frederik
|
e14c8b9a11
|
wire labels: default name set to p1 instead of l1, so it will not clash with typical inductor names
|
2022-10-12 16:36:56 +02:00 |
Stefan Frederik
|
314acbabda
|
allow tabs and newlines in graph expressions in addition to spaces; updated example schematics
|
2022-09-23 02:18:51 +02:00 |
Stefan Frederik
|
53dc7fe3bf
|
add backannotation info (as hidden text) in lab_pin.sym, lab_wire.sym, transitioning example schematics from old (push) backannotation model to new pull model.
|
2022-09-19 11:22:04 +02:00 |
Stefan Frederik
|
6effda2bfc
|
fix find_closest_dataset() if log scale axes are used
|
2022-09-13 13:39:25 +02:00 |
Stefan Frederik
|
798ecd74f3
|
running average ravg() wave processing operator
|
2022-02-16 20:24:22 +01:00 |
Stefan Frederik
|
fa3d97010c
|
example schematics formatting
|
2022-02-16 01:08:16 +01:00 |
Stefan Frederik
|
a9987b9be2
|
better y label alignment in digital graphs
|
2022-02-15 23:50:50 +01:00 |
Stefan Frederik
|
f4f32c42ab
|
class D example improvements II
|
2022-02-15 22:49:29 +01:00 |
Stefan Frederik
|
cc9cfde771
|
class D example improvements
|
2022-02-15 19:30:20 +01:00 |
Stefan Frederik
|
1ba83016c6
|
better digital graph label positioning (margin to y axis)
|
2022-02-15 18:57:40 +01:00 |
Stefan Frederik
|
fa4aeb607c
|
better image in example circuit
|
2022-02-15 18:06:26 +01:00 |
Stefan Frederik
|
b5eb8777c5
|
check for incomplete/missing/wrong attributes when drawing images
|
2022-02-15 17:59:45 +01:00 |
Stefan Frederik
|
b50b8071c8
|
added comp_ngspice.* to ngspice/
|
2022-02-15 17:33:32 +01:00 |
Stefan Frederik
|
699bd70a04
|
added class D amplifier example
|
2022-02-15 17:20:15 +01:00 |