stefan schippers
|
94bccc08d9
|
do not duplicate empty strings as NULLs in hash tables
|
2023-10-09 12:49:11 +02:00 |
|
Stefan Frederik
|
aa6b8f0123
|
Doc updates (sim_pinnumber), example circuits update
|
2022-10-17 12:45:48 +02:00 |
|
Stefan Frederik
|
fc576f69ac
|
sort symbol pins if key pinnumber is present on all of them
|
2022-10-16 16:18:38 +02:00 |
|
Stefan Frederik
|
3f627123b2
|
persists highlights on instances: remove highlighted instance from hash if user selects and presses ctrl-k as it is done for nets. Avoid instance highlight to also highlight net with identical name (example instance x1 and net x1). Verilog and Vhdl netlists handle duplicated (pass-through) pins
|
2022-10-11 13:12:17 +02:00 |
|
Stefan Frederik
|
4cb0eb0491
|
better check for availability of -justify option in listboxes
|
2022-05-29 00:36:19 +02:00 |
|
Stefan Frederik
|
b7b9d666a9
|
fix: avoid doing any erc checking/highlights if a schematic is explicitly loaded without linking components to symbols. This is done for instances with (spice|verilog)_stop=true attributes set to prevent unwanted symbol expansion
|
2020-12-23 18:16:53 +01:00 |
|
Stefan SChippers
|
5e8df730a0
|
populating xschem git repo
|
2020-08-08 15:47:34 +02:00 |