Stefan Frederik
|
945a26c8f6
|
handle pass-through symbols chained with wires and no labels attached to wires
|
2022-10-06 11:48:22 +02:00 |
Stefan Frederik
|
c5e91f209e
|
allow to use @pinlist in format string even for symbols with duplicated ports. Duplicated entries will be skipped. Add component_browser_on_top tcl variable in xschemrc (default setting: enabled (1) to enable or disable component browser window always on top
|
2022-10-05 16:47:34 +02:00 |
Stefan Frederik
|
0c590e4f0a
|
allow negative integers in expandlabel() ( xx[6:5:-2:3] )
|
2022-10-05 15:34:38 +02:00 |
Stefan Frederik
|
47fb2085ff
|
update send_net_to graph() and send_current_to_graph() to use sch_waves_loaded() as the hierarchy level where raw file was loaded, to skip upper path designators
|
2022-10-05 12:06:37 +02:00 |
Stefan Frederik
|
18da3fe78d
|
doc updates about new expandlabel AAA[0:1:3:4]
|
2022-10-05 02:30:14 +02:00 |
Stefan Frederik
|
9dbe4343e2
|
added label notation EN[0:3:6:5]: EN[start🔚offset:repetitions], it will expand to a 20 bit bus: a[0],a[1],a[2],a[3],a[6],a[7],a[8],a[9],a[12],a[13],a[14],a[15],a[18],a[19],a[20],a[21],a[24],a[25],a[26],a[27]
|
2022-10-05 02:23:37 +02:00 |
Stefan Frederik
|
5fe2f1586b
|
refactor str_hash_* and int_hash_* functions
|
2022-10-05 01:18:45 +02:00 |
Stefan Frederik
|
1c407e5dd6
|
faster implementation of name_pass_through_nets() so almost zero overhead when netlisting big circuits with no pass-thru symbols
|
2022-10-04 15:39:45 +02:00 |
Stefan Frederik
|
9c29324c8a
|
allow nets with no label pass thru symbols with duplicated pins. named nets will propagate through duplicated pins
|
2022-10-04 12:34:09 +02:00 |
Stefan Frederik
|
2e4d1e39a1
|
update xschemtest.tcl
|
2022-10-04 00:39:48 +02:00 |
Stefan Frederik
|
06fc742e60
|
doc updates about {verilog,vhdl,spice}_sym_def, fix regression (possible crash) in verilog_block_netlist (thanks to Joanne), fix regression (wrong verilog test netlist) in print_verilog_primitive() (thanks to Joanne)
|
2022-10-04 00:37:09 +02:00 |
Stefan Frederik
|
29d6655a01
|
use limiting mylog()/mylog10() functions in expression calculator
|
2022-10-03 18:29:36 +02:00 |
Stefan Frederik
|
4bbed85d23
|
faster jump table in plot_raw_custom_data(), added simulation->add waveform reload launcher
|
2022-10-03 11:15:14 +02:00 |
Stefan Frederik
|
64d947a9dd
|
fix extra and verilog_extra handling in instance lines (verilog netlists)
|
2022-10-03 09:10:58 +02:00 |
Stefan Frederik
|
d174306880
|
added verilog_extra attribute for list of implicit node connections to symbol in verilog netlists. extra attribute still used in verilog as a list of attributes NOT use as component attributes / symbol parameters.
|
2022-10-03 01:20:33 +02:00 |
Stefan Frederik
|
28c644fba7
|
doc updates (new graph functions)
|
2022-10-02 20:52:17 +02:00 |
Stefan Frederik
|
9acbf3fb41
|
added prev(), del() function in graph processing. Extend calculation 1 or 2 point beyond viewport for exact deriv/integ/prev/del calculation at left edge
|
2022-10-02 11:05:29 +02:00 |
Stefan Frederik
|
5a39f7be40
|
cleanups in plot_raw_custom_data()
|
2022-10-01 10:38:27 +02:00 |
Stefan Frederik
|
db94f9fb25
|
@pinlist will be comma separated in verilog netlists
|
2022-10-01 09:46:58 +02:00 |
Stefan Frederik
|
d06310deae
|
cleanups and faster branch tables in scheduler.c
|
2022-09-30 18:12:17 +02:00 |
Stefan Frederik
|
08aff09cf9
|
scheduler.c cleanup
|
2022-09-30 13:08:53 +02:00 |
Stefan Frederik
|
fc16997d0c
|
switch dispatcher instead of if-else in scheduler.c
|
2022-09-30 00:19:27 +02:00 |
Stefan Frederik
|
f26d082389
|
cleanups(2) in scheduler.c
|
2022-09-29 22:52:15 +02:00 |
Stefan Frederik
|
b20ca9b501
|
cleanups in scheduler.c
|
2022-09-29 22:35:44 +02:00 |
Stefan Frederik
|
f45278ebe3
|
cleanups in scheduler.c
|
2022-09-29 19:16:03 +02:00 |
Stefan Frederik
|
6296bbc1c6
|
compile option for 2nd order 3-point backward derivative calculation formulaes for graph expressions
|
2022-09-29 18:22:55 +02:00 |
Stefan Frederik
|
6b4ce14e7d
|
some refactoring of tcl globals, engineering format in cursor display (on unscaled axes)
|
2022-09-29 14:22:33 +02:00 |
Stefan Frederik
|
b7c7c336dd
|
added vhdl_sym_def, spice_sym_def, verilog_sym_def attributes for symbols. If defined and not empty the corresponding netlister will insert the content of the attribute instead of the subcircuit schematic implementation. Typically used to include a definition file. Updated documentation
|
2022-09-29 11:59:43 +02:00 |
Stefan Frederik
|
ae4b74f2d8
|
graph axes in engineering notation (20u, 10p, 3k), fix an issue in graph panning with button1 mouse; ngspice:: get_current, get_voltage, get_diff_voltage, get_node embedded into xschem.tcl, to_eng tcl procedure to convert number to engineering form.
|
2022-09-28 19:14:31 +02:00 |
Stefan Frederik
|
9d9a4826fc
|
(Joanne) update to be clearer on how to compile xschem (from scratch vs using XSchemWin.sln) on Windows using VS2022. font.sch micro edits
|
2022-09-28 11:33:48 +02:00 |
Stefan Frederik
|
6d17797d0b
|
add Highlight->Select overlapped instances command
|
2022-09-27 18:35:42 +02:00 |
Stefan Frederik
|
4e3f396da5
|
better pv_ngspice.sym i-v curve
|
2022-09-27 16:45:02 +02:00 |
Stefan Frederik
|
472751dfc0
|
better file globbing in load_file_dialog
|
2022-09-27 13:15:04 +02:00 |
Stefan Frederik
|
d4b6986e24
|
added File -> Component browser, clicking recent component buttons displays preview
|
2022-09-27 12:28:54 +02:00 |
Stefan Frederik
|
25f0334110
|
resize some widgets, add femto and tera for x/y axis units
|
2022-09-27 10:09:51 +02:00 |
Stefan Frederik
|
3e6815ccc5
|
recent components are in paned window (can be resized)
|
2022-09-27 09:27:39 +02:00 |
Stefan Frederik
|
0bb4c9f2e0
|
New option for non blocking file selector, so it will remain open allowing to pick multiple components (Shft-Insert). Aborted place symbol operation will no more set schematic status to modified
|
2022-09-26 18:38:19 +02:00 |
Stefan Frederik
|
3f11b5fdf6
|
fix wrong positioning of hash_string
|
2022-09-25 21:26:22 +02:00 |
Stefan Frederik
|
fd72e72dba
|
test and got svg_embedded_graph(...) to work on Windows with Cairo (Joanne). added some #ifndef __unix__ guards to avoid compiler warnings about defined and not used functions, initial implementation of "Recent components" browser.
|
2022-09-25 21:11:52 +02:00 |
Stefan Frederik
|
4fc9cb629b
|
update solar_panel.sch
|
2022-09-23 02:47:55 +02:00 |
Stefan Frederik
|
314acbabda
|
allow tabs and newlines in graph expressions in addition to spaces; updated example schematics
|
2022-09-23 02:18:51 +02:00 |
Stefan Frederik
|
48d1b44220
|
allow spice multipliers in numbers (20u, 10k, 20p) in graph expressions
|
2022-09-22 21:12:40 +02:00 |
Stefan Frederik
|
3e2bc9f95e
|
added "Annotate operating point" into Simulation menu
|
2022-09-22 19:47:25 +02:00 |
Stefan Frederik
|
9dc1fde024
|
remove dbg messages
|
2022-09-22 17:40:36 +02:00 |
Stefan Frederik
|
e61ef2eabf
|
fixed a potential parse error in edit_prop if list_tokens returns a non list due to malformed input. Added @spice_get_diff_voltage to get a voltage difference between 2 nodes.
|
2022-09-22 17:35:14 +02:00 |
Stefan Frederik
|
03842a3e4a
|
new added graphs will have dataset attr set to -1 to include by default all datasets
|
2022-09-22 14:55:51 +02:00 |
Stefan Frederik
|
2487ee98e2
|
do not set time_last_modify (set to 0, undefined) when loading a schematic that does not exist (untitled)
|
2022-09-22 14:46:52 +02:00 |
Stefan Frederik
|
d473e8b1ab
|
updated docs with additional video on graphs and Xyce sim
|
2022-09-22 13:45:55 +02:00 |
Stefan Frederik
|
6f907b5430
|
updated test schematics to use new xschem annotate_op instead of ngspice::annotate
|
2022-09-21 18:38:53 +02:00 |
Stefan Frederik
|
9c89a08111
|
better backannotation info placement in net labels, fixes in translate() for @spice_get_voltage and @spice_get_current, fixes in ngspice_backannotate routines.
|
2022-09-21 17:24:16 +02:00 |