This website requires JavaScript.
Explore
Help
Sign In
luke
/
sv2v
Watch
1
Star
0
Fork
0
mirror of
https://github.com/zachjs/sv2v.git
synced
2026-09-02 10:27:21 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
23
Commits
2
Branches
14
Tags
06b47b06ee0899cf53387faf877d52041b76f96e
T
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Zachary Snow
06b47b06ee
preliminary support for generators
2019-02-17 18:33:20 -05:00
Language
preliminary support for generators
2019-02-17 18:33:20 -05:00
.gitignore
switch to using stack
2019-02-11 23:48:49 -05:00
LICENSE
updated LICENSE to reflect fork
2019-02-08 16:51:20 -05:00
Makefile
switch to using stack
2019-02-11 23:48:49 -05:00
Setup.hs
Initial commit: fork of
https://github.com/tomahawkins/verilog
2019-02-07 23:49:12 -05:00
stack.yaml
switch to using stack
2019-02-11 23:48:49 -05:00
sv2v.cabal
removed BitVec exprs to preserve number formatting
2019-02-17 14:54:12 -05:00
sv2v.hs
support for reduction ops, non-named/non-identifier module instantiation arguments, always @*
2019-02-10 17:47:11 -05:00
S
Description
SystemVerilog to Verilog conversion
conversion
systemverilog
verilog
yosys
BSD-3-Clause
3.3
MiB
Languages
Haskell
48.1%
SystemVerilog
26.3%
Verilog
16.4%
Yacc
6.4%
Shell
2.4%
Other
0.3%
