2020-03-02 14:05:09 +01:00
|
|
|
=============
|
|
|
|
|
Project X-Ray
|
|
|
|
|
=============
|
2018-02-06 01:07:16 +01:00
|
|
|
|
|
|
|
|
`Project X-Ray`_ documents the `Xilinx`_ 7-Series FPGA architecture to enable
|
|
|
|
|
development of open-source tools. Our goal is to provide sufficient information
|
|
|
|
|
to develop a free and open Verilog to bitstream toolchain for these devices.
|
|
|
|
|
|
|
|
|
|
.. _Project X-Ray: https://github.com/SymbiFlow/prjxray
|
|
|
|
|
.. _Xilinx: http://www.xilinx.com/
|
|
|
|
|
|
|
|
|
|
.. toctree::
|
|
|
|
|
:maxdepth: 2
|
2020-03-02 14:05:09 +01:00
|
|
|
:caption: Introduction
|
|
|
|
|
|
|
|
|
|
introduction
|
|
|
|
|
|
|
|
|
|
.. toctree::
|
|
|
|
|
:maxdepth: 2
|
|
|
|
|
:caption: Getting Started
|
|
|
|
|
|
|
|
|
|
getting
|
|
|
|
|
|
|
|
|
|
.. toctree::
|
|
|
|
|
:maxdepth: 2
|
|
|
|
|
:caption: Xilinx 7-Series Architecture
|
|
|
|
|
|
2022-02-23 03:18:29 +01:00
|
|
|
architecture/overview
|
|
|
|
|
architecture/configuration
|
|
|
|
|
architecture/bitstream_format
|
|
|
|
|
architecture/interconnect
|
|
|
|
|
architecture/dram_configuration
|
|
|
|
|
architecture/glossary
|
|
|
|
|
architecture/reference
|
|
|
|
|
architecture/code_of_conduct
|
|
|
|
|
architecture/updating_the_docs
|
2018-02-19 17:14:50 +01:00
|
|
|
|
|
|
|
|
.. toctree::
|
2019-04-04 20:26:23 +02:00
|
|
|
:maxdepth: 2
|
2018-02-19 17:14:50 +01:00
|
|
|
:caption: Database Development Process
|
2018-02-28 11:37:16 +01:00
|
|
|
|
2022-02-23 03:18:29 +01:00
|
|
|
db_dev_process/readme
|
|
|
|
|
db_dev_process/contributing
|
|
|
|
|
db_dev_process/new_fuzzer
|
|
|
|
|
db_dev_process/fuzzers/index
|
|
|
|
|
db_dev_process/minitests/index
|
|
|
|
|
db_dev_process/parts
|
|
|
|
|
db_dev_process/newpart
|
2018-08-29 02:07:09 +02:00
|
|
|
|
|
|
|
|
.. toctree::
|
|
|
|
|
:maxdepth: 2
|
2020-03-02 14:05:09 +01:00
|
|
|
:caption: Output Formats
|
2018-08-29 02:07:09 +02:00
|
|
|
|
2020-03-02 16:57:42 +01:00
|
|
|
dev_database/index
|