2018-02-06 01:07:16 +01:00
|
|
|
.. Project X-Ray documentation master file, created by
|
|
|
|
|
sphinx-quickstart on Mon Feb 5 11:04:37 2018.
|
|
|
|
|
You can adapt this file completely to your liking, but it should at least
|
|
|
|
|
contain the root `toctree` directive.
|
|
|
|
|
|
|
|
|
|
Welcome to Project X-Ray
|
|
|
|
|
=========================================
|
|
|
|
|
|
|
|
|
|
`Project X-Ray`_ documents the `Xilinx`_ 7-Series FPGA architecture to enable
|
|
|
|
|
development of open-source tools. Our goal is to provide sufficient information
|
|
|
|
|
to develop a free and open Verilog to bitstream toolchain for these devices.
|
|
|
|
|
|
|
|
|
|
.. _Project X-Ray: https://github.com/SymbiFlow/prjxray
|
|
|
|
|
.. _Xilinx: http://www.xilinx.com/
|
|
|
|
|
|
|
|
|
|
.. toctree::
|
|
|
|
|
:maxdepth: 2
|
|
|
|
|
:caption: Xilinx 7-series Architecture
|
|
|
|
|
|
2018-02-06 01:10:11 +01:00
|
|
|
architecture/overview
|
2018-02-07 23:30:46 +01:00
|
|
|
architecture/configuration
|
|
|
|
|
architecture/bitstream_format
|
2019-04-04 04:28:23 +02:00
|
|
|
architecture/dram_configuration
|
2018-02-06 01:08:20 +01:00
|
|
|
architecture/glossary
|
2018-02-19 17:14:50 +01:00
|
|
|
|
|
|
|
|
.. toctree::
|
2019-04-04 20:15:53 +02:00
|
|
|
:maxdepth: 1
|
2018-02-19 17:14:50 +01:00
|
|
|
:caption: Database Development Process
|
2018-02-28 11:37:16 +01:00
|
|
|
|
2019-04-04 20:15:53 +02:00
|
|
|
db_dev_process/readme
|
|
|
|
|
db_dev_process/parts
|
2018-08-29 02:07:09 +02:00
|
|
|
|
|
|
|
|
.. toctree::
|
|
|
|
|
:maxdepth: 2
|
|
|
|
|
:caption: Output File Formats
|
|
|
|
|
|
2019-04-04 19:11:50 +02:00
|
|
|
format/db
|
2018-08-29 02:07:09 +02:00
|
|
|
format/tile
|
