A configurable and approachable tool for FPGA debugging and rapid prototyping.
Go to file
Fischer Moseley fa8b5ebc4c ci: explicitly specify src/ as coverage directory 2024-11-28 14:56:32 -08:00
.github ci: explicitly specify src/ as coverage directory 2024-11-28 14:56:32 -08:00
doc docs: update package name in installation instructions 2024-11-27 21:30:12 -08:00
examples meta: add pre-commit, commit changes it makes 2024-11-27 19:10:52 -07:00
src/manta meta: update package name on PyPI 2024-11-28 09:40:40 -08:00
test meta: add pre-commit, commit changes it makes 2024-11-27 19:10:52 -07:00
.gitignore meta: update package name on PyPI 2024-11-28 09:40:40 -08:00
.pre-commit-config.yaml meta: add pre-commit, commit changes it makes 2024-11-27 19:10:52 -07:00
LICENSE.txt meta: add pre-commit, commit changes it makes 2024-11-27 19:10:52 -07:00
Makefile ci: explicitly specify src/ as coverage directory 2024-11-28 14:56:32 -08:00
README.md readme: add codecov badge 2024-10-08 10:59:02 -07:00
codecov.yml meta: add pre-commit, commit changes it makes 2024-11-27 19:10:52 -07:00
environment.sh add environment.sh for tool paths and serial ports 2024-03-06 11:26:31 -08:00
mkdocs.yml docs: update memory_core 2024-10-08 11:42:10 -06:00
pyproject.toml meta: update package name on PyPI 2024-11-28 09:40:40 -08:00

README.md

Manta: A Configurable and Approachable Tool for FPGA Debugging and Rapid Prototyping

run_tests build_docs codecov License: GPL v3 Ruff

Manta is a tool for getting information into and out of FPGAs over an interface like UART or Ethernet. It's primarily intended for debugging, but it's robust enough to be a simple, reliable transport layer between a FPGA and a host machine. It lets you configure a series of cores on a shared bus via a YAML or JSON file, and then provides a Python API to each core, along with vendor-agnostic Verilog HDL to instantiate them on your FPGA.

For more information check out the docs: https://fischermoseley.github.io/manta