A configurable and approachable tool for FPGA debugging and rapid prototyping.
Go to file
Fischer Moseley a75a6a3ccf add first pass at ethernet 2024-01-28 21:54:46 -08:00
.github/workflows update makefile to source venv again 2024-01-21 00:50:53 -08:00
doc add MATLAB fpga data capture to alternatives, thanks nathan 2024-01-22 00:03:54 -08:00
project_0 add first pass at ethernet 2024-01-28 21:54:46 -08:00
project_1 add first pass at ethernet 2024-01-28 21:54:46 -08:00
src/manta add first pass at ethernet 2024-01-28 21:54:46 -08:00
test add first pass at ethernet 2024-01-28 21:54:46 -08:00
.gitignore banish .DS_Store 2023-12-28 14:27:59 -08:00
LICENSE.txt add badges to readme 2023-02-04 13:17:22 -05:00
Makefile update makefile to not require python scripts on PATH 2024-01-21 00:47:14 -08:00
README.md move badges to same line 2023-12-28 14:33:45 -08:00
mkdocs.yml update docs, bump required python to 3.8 2024-01-13 15:05:45 -08:00
pyproject.toml update docs, bump required python to 3.8 2024-01-13 15:05:45 -08:00

README.md

Manta: An In-Situ Debugging Tool for Programmable Hardware

run_tests build_docs License: GPL v3 Code style: black

Manta is a tool for getting information into and out of FPGAs over an interface like UART or Ethernet. It's primarily intended for debugging, but it's robust enough to be a simple, reliable transport layer between a FPGA and a host machine. It lets you configure a series of cores on a shared bus via a YAML or JSON file, and then provides a Python API to each core, along with vendor-agnostic Verilog HDL to instantiate them on your FPGA.

For more information check out the docs: https://fischermoseley.github.io/manta