| .. |
|
test_bridge_rx_sim.py
|
add simulate decorator
|
2024-03-03 02:14:12 -08:00 |
|
test_bridge_tx_sim.py
|
add simulate decorator
|
2024-03-03 02:14:12 -08:00 |
|
test_io_core_hw.py
|
add environment.sh for tool paths and serial ports
|
2024-03-06 11:26:31 -08:00 |
|
test_io_core_sim.py
|
make model tracking automatic in memory core tests
|
2024-03-06 01:12:36 -08:00 |
|
test_logic_analyzer_fsm_sim.py
|
add simulate decorator
|
2024-03-03 02:14:12 -08:00 |
|
test_logic_analyzer_hw.py
|
put test outputs in build/
|
2024-03-06 16:40:54 -08:00 |
|
test_logic_analyzer_sim.py
|
define ABC for cores to inherit from
|
2024-03-03 18:53:08 -08:00 |
|
test_mem_core_hw.py
|
add parameterized HW tests for all memory core modes
|
2024-03-06 14:53:27 -08:00 |
|
test_mem_core_sim.py
|
add parameterized HW tests for all memory core modes
|
2024-03-06 14:53:27 -08:00 |
|
test_source_bridge_sim.py
|
add simulate decorator
|
2024-03-03 02:14:12 -08:00 |
|
test_toolchains.py
|
inital source, imported from splat
|
2023-12-28 14:22:29 -08:00 |
|
test_uart_rx_sim.py
|
add more MemoryCore tests
|
2024-03-04 00:17:36 -08:00 |
|
test_uart_tx_sim.py
|
add more MemoryCore tests
|
2024-03-04 00:17:36 -08:00 |
|
test_verilog_gen.py
|
inital source, imported from splat
|
2023-12-28 14:22:29 -08:00 |
|
test_verilog_gen.yaml
|
inital source, imported from splat
|
2023-12-28 14:22:29 -08:00 |
bd452d94a4