Fischer Moseley
|
66a1a2d6eb
|
logic_analyzer: only set triggers if extra info provided in config
|
2024-09-14 10:24:10 -07:00 |
|
Fischer Moseley
|
42a219e3ec
|
examples: make verilog/amaranth versions of uart_logic_analyzer match
|
2024-09-14 10:23:05 -07:00 |
|
Fischer Moseley
|
2e54f40a77
|
meta: sort imports with ruff
|
2024-09-14 10:23:05 -07:00 |
|
Fischer Moseley
|
5d22e0839c
|
tests: include building examples in test suite
|
2024-09-14 10:22:32 -07:00 |
|
Fischer Moseley
|
3e7bd8f1a5
|
manta: fix code generation from config file, update tests
|
2024-09-14 10:22:32 -07:00 |
|
Fischer Moseley
|
13bc196a34
|
rename Nexys A7 to Nexys 4 DDR
|
2024-05-12 10:35:18 -07:00 |
|
Fischer Moseley
|
978937e4bc
|
modify example design naming convention
|
2024-05-12 10:25:00 -07:00 |
|
Fischer Moseley
|
4ae061ffdc
|
add missing .gitignore
|
2024-03-07 09:21:40 -08:00 |
|
Fischer Moseley
|
04cfa41190
|
add logic analyzer/io core ethernet example
|
2024-03-07 09:18:30 -08:00 |
|
Fischer Moseley
|
60066ccdca
|
add examples for the Nexys4DDR, bump version to 1.0.0
|
2024-03-06 23:07:20 -08:00 |
|
Fischer Moseley
|
05b9b450e8
|
add logic analyzer icestick example
|
2024-03-06 22:05:24 -08:00 |