Commit Graph

2 Commits

Author SHA1 Message Date
Fischer Moseley 7dec6f513f examples: make verilog/amaranth versions of uart_logic_analyzer match 2024-10-07 20:51:03 -07:00
Fischer Moseley 978937e4bc modify example design naming convention 2024-05-12 10:25:00 -07:00