iverilog/tgt-fpga
steve 5b351599f0 Allow attributes on Verilog 2001 port declarations. 2003-07-04 03:57:18 +00:00
..
.cvsignore Add the fpga target. 2001-08-28 04:14:20 +00:00
Makefile.in Missing copyright notice. 2003-07-02 00:27:24 +00:00
configure.in Preserve user specifiec CFLAGS/CPPFLAGS. 2003-04-23 05:27:44 +00:00
d-generic-edif.c No longer export generic-edif functions. 2003-07-02 00:48:03 +00:00
d-generic.c Add ivl_synthesis_cell support for virtex2. 2003-06-24 03:55:00 +00:00
d-virtex.c Generate MUXF5 based 4-input N-wide muxes. 2003-07-04 00:10:09 +00:00
d-virtex2.c Generate MUXF5 based 4-input N-wide muxes. 2003-07-04 00:10:09 +00:00
device.h Add ivl_synthesis_cell support for virtex2. 2003-06-24 03:55:00 +00:00
edif.c Add ivl_synthesis_cell support for virtex2. 2003-06-24 03:55:00 +00:00
edif.h Add ivl_synthesis_cell support for virtex2. 2003-06-24 03:55:00 +00:00
fpga.c Spelling fixes. 2003-06-25 01:49:06 +00:00
fpga.txt Allow attributes on Verilog 2001 port declarations. 2003-07-04 03:57:18 +00:00
fpga_priv.h No longer export generic-edif functions. 2003-07-02 00:48:03 +00:00
gates.c Add ivl_synthesis_cell support for virtex2. 2003-06-24 03:55:00 +00:00
generic.c IOPAD support. 2003-07-03 17:46:33 +00:00
generic.h IOPAD support. 2003-07-03 17:46:33 +00:00
mangle.c conditional ident string using autoconfig. 2002-08-12 01:34:58 +00:00
tables.c Add new virtex2 architecture family, and 2003-03-24 00:47:54 +00:00
xilinx.c PAD attribute can be used to assign pins. 2003-07-04 01:08:03 +00:00
xilinx.h Generate MUXF5 based 4-input N-wide muxes. 2003-07-04 00:10:09 +00:00