luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

IOPAD support.

This commit is contained in:
steve 2003-07-03 17:46:33 +00:00
parent 01b858ef13
commit 272dc749da
3 changed files with 21 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
tgt-fpga/generic.c
View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/
#ifndef HAVE_CVS_IDENT
#ident "$Id: generic.c,v 1.1 2003/06/25 02:55:57 steve Exp $"
#ident "$Id: generic.c,v 1.2 2003/07/03 17:46:33 steve Exp $"
#endif
# include "generic.h"
@ -30,10 +30,15 @@ edif_cell_t cell_1 = 0;
edif_cell_t cell_ipad = 0;
edif_cell_t cell_opad = 0;
edif_cell_t cell_iopad = 0;
/*
* $Log: generic.c,v $
* Revision 1.2 2003/07/03 17:46:33 steve
* IOPAD support.
*
* Revision 1.1 2003/06/25 02:55:57 steve
* Virtex and Virtex2 share much code.
*

6
tgt-fpga/generic.h
View File

@ -19,7 +19,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/
#ifndef HAVE_CVS_IDENT
#ident "$Id: generic.h,v 1.1 2003/06/25 02:55:57 steve Exp $"
#ident "$Id: generic.h,v 1.2 2003/07/03 17:46:33 steve Exp $"
#endif
# include "edif.h"
@ -40,10 +40,14 @@ extern edif_cell_t cell_1;
extern edif_cell_t cell_ipad;
extern edif_cell_t cell_opad;
extern edif_cell_t cell_iopad;
/*
* $Log: generic.h,v $
* Revision 1.2 2003/07/03 17:46:33 steve
* IOPAD support.
*
* Revision 1.1 2003/06/25 02:55:57 steve
* Virtex and Virtex2 share much code.
*

12
tgt-fpga/xilinx.c
View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/
#ifdef HAVE_CVS_IDENT
#ident "$Id: xilinx.c,v 1.6 2003/07/02 03:02:15 steve Exp $"
#ident "$Id: xilinx.c,v 1.7 2003/07/03 17:46:33 steve Exp $"
#endif
# include "edif.h"
@ -371,7 +371,12 @@ void xilinx_pad(ivl_signal_t sig, const char*str)
if (cell_opad == 0) {
cell_opad = edif_xcell_create(xlib, "OPAD", 1);
edif_cell_portconfig(cell_opad, 0, "OPAD", IVL_SIP_OUTPUT);
edif_cell_portconfig(cell_opad, 0, "OPAD", IVL_SIP_INPUT);
}
if (cell_iopad == 0) {
cell_iopad = edif_xcell_create(xlib, "IOPAD", 1);
edif_cell_portconfig(cell_iopad, 0, "IOPAD", IVL_SIP_INOUT);
}
/* Collect an array of pin assignments from the attribute
@ -894,6 +899,9 @@ void xilinx_shiftl(ivl_lpm_t net)
/*
* $Log: xilinx.c,v $
* Revision 1.7 2003/07/03 17:46:33 steve
* IOPAD support.
*
* Revision 1.6 2003/07/02 03:02:15 steve
* More xilinx common code.
*