iverilog/tgt-vhdl
Cary R fa0ecb3761 Convert IVL_LPM_CONCAT to use ivl_lpm_size() instead of ivl_lpm_selects()
It was documented that a IVL_LPM_CONCAT would use _size() instead
of _selects(). This patch adds the functionality to _size() and
converts all the Icarus provided code generators to use _size().
_select() will be kept for compatibility in V0.9.
(cherry picked from commit 4cd790a2d2)
2009-09-03 17:52:35 -07:00
..
vhpi Move the VHDL support package 2008-07-07 15:36:13 +01:00
Makefile.in Update mkinstalldirs to handle paths with spaces. 2009-02-04 08:44:22 -08:00
cast.cc VHDL fix concatenation of std_logics 2009-01-25 07:59:06 -08:00
display.cc Handle %m in VHDL $display code 2009-01-25 07:55:20 -08:00
expr.cc Fix some memory leaks/issues found with cppcheck. 2009-08-18 14:36:32 -07:00
logic.cc Fix some more errors when reading from VHDL outputs 2009-01-25 07:50:03 -08:00
lpm.cc Convert IVL_LPM_CONCAT to use ivl_lpm_size() instead of ivl_lpm_selects() 2009-09-03 17:52:35 -07:00
process.cc Clean up VHDL debug messages 2009-01-17 09:19:58 -08:00
scope.cc Make VHDL code generator skip over virtual pins 2009-03-31 07:34:19 -07:00
state.cc Fix VHDL naming collisions with modules 2009-02-05 14:40:47 -08:00
state.hh Fix VHDL naming collisions with modules 2009-02-05 14:40:47 -08:00
stmt.cc Fix some memory leaks/issues found with cppcheck. 2009-08-18 14:36:32 -07:00
support.cc Move VHDL global state management to a single file 2009-01-17 09:19:58 -08:00
support.hh Tidy up reduction functions in support.cc 2008-09-13 18:20:12 +01:00
vhdl-s.conf Cary R.'s additional system functions, real value error messages, etc. 2008-09-06 12:06:01 +01:00
vhdl.cc Support named blocks with local variables in VHDL target 2009-02-01 07:08:55 -08:00
vhdl.conf Remove redundant back-end selections. 2008-09-07 16:43:54 -07:00
vhdl_config.h.in
vhdl_element.cc Improve memory management in VHDL target 2009-01-18 16:42:10 -08:00
vhdl_element.hh Improve memory management in VHDL target 2009-01-18 16:42:10 -08:00
vhdl_helper.hh Improve memory management in VHDL target 2009-01-18 16:42:10 -08:00
vhdl_syntax.cc VHDL translation for timescale 2009-02-23 16:23:56 -08:00
vhdl_syntax.hh VHDL translation for timescale 2009-02-23 16:23:56 -08:00
vhdl_target.h Fix VHDL naming collisions with modules 2009-02-05 14:40:47 -08:00
vhdl_type.cc Generate VHDL array type declarations of Verilog arrays 2008-07-17 13:08:55 +01:00
vhdl_type.hh Generate VHDL array type declarations of Verilog arrays 2008-07-17 13:08:55 +01:00