Nick Gasson
|
ec23b70bb7
|
While loops
|
2008-06-21 15:13:44 +01:00 |
|
Nick Gasson
|
0caf4fd9d0
|
Add case statement
|
2008-06-21 15:03:36 +01:00 |
|
Nick Gasson
|
d7bb5658f2
|
Translate IVL_ST_DELAYX statements
|
2008-06-19 12:16:19 +01:00 |
|
Nick Gasson
|
254ccb9ccb
|
First passing at blocking assignment
|
2008-06-18 13:06:27 +01:00 |
|
Nick Gasson
|
d2bebee9d9
|
Refactor before adding blocking assignment
|
2008-06-18 12:51:11 +01:00 |
|
Nick Gasson
|
af8c08e6a7
|
Allow optional VHPI $finish implementation
|
2008-06-17 20:16:16 +01:00 |
|
Nick Gasson
|
1debbc3100
|
Simplify edge_detector() a bit
|
2008-06-16 20:06:06 +01:00 |
|
Nick Gasson
|
8d0afa632d
|
Subtraction and multiplication LPM devices
|
2008-06-16 19:49:24 +01:00 |
|
Nick Gasson
|
ce72eb4eb4
|
Fix Valgrind warnings
|
2008-06-16 14:26:38 +01:00 |
|
Nick Gasson
|
7cde5f247e
|
Add translation for not-equals operator
|
2008-06-16 12:47:41 +01:00 |
|
Nick Gasson
|
919c1d695c
|
Adding binary +
|
2008-06-14 17:09:31 +01:00 |
|
Nick Gasson
|
9fbb449e06
|
Optimise away empty (VHDL) processes
|
2008-06-13 14:17:24 +01:00 |
|
Nick Gasson
|
be3c4cf268
|
Generate signal initial values from `initial' processes
|
2008-06-13 14:10:28 +01:00 |
|
Nick Gasson
|
0a8fd50c4a
|
Find assignments that could be initializers
|
2008-06-13 13:59:48 +01:00 |
|
Nick Gasson
|
0df3eabe26
|
Convert `if (foo) ..' to `if foo = '1' then ..'
|
2008-06-12 11:36:21 +01:00 |
|
Nick Gasson
|
8fe2211e2b
|
Generate `after' modifier instead of `wait' statements
|
2008-06-12 11:24:43 +01:00 |
|
Nick Gasson
|
7eb41304e6
|
Generate rising/falling edge detectors
|
2008-06-12 10:36:38 +01:00 |
|
Nick Gasson
|
a7cfdc3a87
|
Add VHDL if statement to AST types
|
2008-06-11 14:11:37 +01:00 |
|
Nick Gasson
|
b010b8e3ca
|
Use `assert false' as initial translation of $finish
|
2008-06-11 13:37:21 +01:00 |
|
Nick Gasson
|
26a2c69c2e
|
Change architecture name to `FromVerilog'
|
2008-06-11 11:31:43 +01:00 |
|
Nick Gasson
|
5a7cfd8c02
|
Clean up vhdl_comp_inst
|
2008-06-10 14:00:15 +01:00 |
|
Nick Gasson
|
babe694366
|
Generate port mappings
|
2008-06-10 13:58:41 +01:00 |
|
Nick Gasson
|
f6753a9013
|
Add ports to component declarations
|
2008-06-10 11:24:16 +01:00 |
|
Nick Gasson
|
3106fe0ed6
|
Generate port declarations for entities.
But doesn't emit them yet!
|
2008-06-09 16:27:04 +01:00 |
|
Nick Gasson
|
3b5d56e087
|
Allow n-ary expressions
|
2008-06-09 14:53:50 +01:00 |
|
Nick Gasson
|
aa91186119
|
Add AST elements for unary/binary expressions to model logic gates
|
2008-06-09 14:39:58 +01:00 |
|
Nick Gasson
|
d08f5af9c6
|
Add concurrent assignments
|
2008-06-09 14:21:55 +01:00 |
|
Nick Gasson
|
120b5dc80e
|
Add constant integers
|
2008-06-09 12:46:55 +01:00 |
|
Nick Gasson
|
d762253f74
|
Wait statements
|
2008-06-09 12:40:59 +01:00 |
|
Nick Gasson
|
1d28b935e8
|
Split vhdl_element.cc into multiple files
|
2008-06-08 13:27:48 +01:00 |