Nick Gasson
|
6622b5fe3a
|
Compare logic values for === and !==
|
2008-06-19 16:08:33 +01:00 |
|
Nick Gasson
|
fb31a88c51
|
Blocking assignment nearly working
|
2008-06-18 13:30:19 +01:00 |
|
Nick Gasson
|
ce72eb4eb4
|
Fix Valgrind warnings
|
2008-06-16 14:26:38 +01:00 |
|
Nick Gasson
|
7cde5f247e
|
Add translation for not-equals operator
|
2008-06-16 12:47:41 +01:00 |
|
Nick Gasson
|
849e7cb4d5
|
Add equality operator
|
2008-06-16 12:20:28 +01:00 |
|
Nick Gasson
|
8a9486eb49
|
Eliminate useless Resize() call
|
2008-06-14 18:11:10 +01:00 |
|
Nick Gasson
|
2fb57805ea
|
Use signed rather than std_logic_vector
Arithmetic operators now working correctly
|
2008-06-14 18:03:25 +01:00 |
|
Nick Gasson
|
919c1d695c
|
Adding binary +
|
2008-06-14 17:09:31 +01:00 |
|
Nick Gasson
|
005df31a0d
|
Use renamed signal in expressions, if there is one
|
2008-06-13 12:39:18 +01:00 |
|
Nick Gasson
|
645ee2003f
|
Translation for unary not
|
2008-06-12 10:56:28 +01:00 |
|
Nick Gasson
|
46991aa65c
|
Generate process bodies in the right place
|
2008-06-12 10:47:52 +01:00 |
|
Nick Gasson
|
110a1b2ac7
|
Replace type classes with enumeration
|
2008-06-08 12:48:56 +01:00 |
|
Nick Gasson
|
fbf85398da
|
Support converting bit strings to std_logic
|
2008-06-07 16:19:10 +01:00 |
|
Nick Gasson
|
cdb180e1d4
|
Associate a type with each VHDL expression node
|
2008-06-07 13:23:21 +01:00 |
|
Nick Gasson
|
305f448d05
|
Generate code for signal references
|
2008-06-07 11:24:09 +01:00 |
|
Nick Gasson
|
6e448da90d
|
Emit Write() calls for parameters of $display
|
2008-06-04 15:19:44 +01:00 |
|
Nick Gasson
|
9f035108e1
|
Stub code for translating expressions
|
2008-06-04 14:59:04 +01:00 |