luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Use renamed signal in expressions, if there is one

This commit is contained in:
Nick Gasson 2008-06-13 12:39:18 +01:00
parent d6193c1622
commit 005df31a0d
3 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tgt-vhdl/expr.cc
View File

@ -44,7 +44,7 @@ static vhdl_expr *translate_signal(ivl_expr_t e)
// Assume all signals are single bits at the moment
vhdl_type *type = vhdl_type::std_logic();
return new vhdl_var_ref(ivl_signal_basename(sig), type);
return new vhdl_var_ref(get_renamed_signal(sig).c_str(), type);
}
/*

2
tgt-vhdl/scope.cc
View File

@ -37,7 +37,7 @@ static vhdl_var_ref *nexus_to_var_ref(vhdl_arch *arch, ivl_nexus_t nexus)
ivl_signal_t sig;
if ((sig = ivl_nexus_ptr_sig(nexus_ptr))) {
const char *signame = ivl_signal_basename(sig);
const char *signame = get_renamed_signal(sig).c_str();
vhdl_decl *decl = arch->get_decl(signame);
assert(decl);

2
tgt-vhdl/stmt.cc
View File

@ -182,7 +182,7 @@ static int draw_nbassign(vhdl_process *proc, stmt_container *container,
ivl_lval_t lval = ivl_stmt_lval(stmt, 0);
ivl_signal_t sig;
if ((sig = ivl_lval_sig(lval))) {
const char *signame = ivl_signal_basename(sig);
const char *signame = get_renamed_signal(sig).c_str();
vhdl_decl *decl = proc->get_parent()->get_decl(signame);
assert(decl);