Commit Graph

17 Commits

Author SHA1 Message Date
AngeloJacobo bc66655ca7 just fixed delay 2023-08-04 07:54:20 +08:00
AngeloJacobo d2ae29c26a simulation file for SODIMM 2023-07-24 17:34:40 +08:00
AngeloJacobo 4e5b98f485 use SODIMM instead of DIMM in simulation 2023-07-24 17:32:56 +08:00
AngeloJacobo 487b026f6c add test to wb2 2023-07-19 18:50:23 +08:00
AngeloJacobo 4f857e08f4 add files back after git rm -r cached . 2023-07-16 08:46:16 +08:00
AngeloJacobo 4273a172f5 add wishbone 2 interface 2023-07-13 18:57:35 +08:00
AngeloJacobo 29ef663d87 set parameter FLY_BY_DELAY for each instantiated ddr3, the delay value is retrieved from 8192Mb_ddr3_parameters.vh 2023-07-13 18:55:57 +08:00
AngeloJacobo 6655959514 set different fly_by_delays for each lanes 2023-07-13 18:54:25 +08:00
AngeloJacobo ecb4cb5b2c moved FLY_BY_DELAY to this module so multiple instantiated ddr3 can have different set FLY_BY_DELAY 2023-07-13 18:52:43 +08:00
AngeloJacobo a4d4e3a099 change all to non-blocking 2023-07-06 20:32:12 +08:00
AngeloJacobo ab17b8012b add average rate in report 2023-07-05 16:44:31 +08:00
AngeloJacobo ba00cb9063 changed to non-blocking simulation 2023-06-29 12:59:57 +08:00
AngeloJacobo 4ecf119454 add error injections and use aux to determine ack request type 2023-06-24 07:56:05 +08:00
AngeloJacobo d93cf9fb4e fixed delay for data mask as same delay as dq 2023-06-22 19:53:37 +08:00
AngeloJacobo 1937d34565 create test 1(sequential access to first,middle,last rows) and test 2(random access) 2023-06-15 17:46:14 +08:00
AngeloJacobo 60c9d5ae85 added command type to be displayed in ASCII, changed all to posedge 2023-06-10 08:41:37 +08:00
AngeloJacobo 806b49ebd5 changed folder name with underscore 2023-06-08 14:05:35 +08:00