Commit Graph

95 Commits

Author SHA1 Message Date
Angelo Jacobo aa68c22169
turn off ECC test by default 2024-09-01 09:04:45 +08:00
AngeloJacobo fc963c3c23 simulation and formal are now passing for all ECC types 2024-07-28 17:36:37 +08:00
AngeloJacobo f80d4ac21b simulation passing for ECC_ENABLE = 3 2024-07-15 18:31:49 +08:00
AngeloJacobo de85925681 add support for ECC_ENABLE = 3 2024-07-06 21:24:01 +08:00
AngeloJacobo 71b0383cda add support for other memory address mapping (row_bank_col = 0,1, or 2) 2024-07-06 09:01:34 +08:00
AngeloJacobo c81c51c9f4 add support for ECC = 1 and 2, passing simulation and formal verification 2024-06-29 19:36:01 +08:00
AngeloJacobo 7d93717b72 add initial ECC, ECC_ENABLE = 2 working 2024-06-17 16:25:06 +08:00
AngeloJacobo 8fb24dd180 add copyright on headers 2024-06-09 12:01:30 +08:00
AngeloJacobo a1b15fb9d6 elevate DIC and RTT_NOM as parameters 2024-06-09 10:50:18 +08:00
AngeloJacobo 9c440d535f fix bug in write levelling with cntvalue > 15 (reaches 31), changed mark_debug for debugging 2024-06-02 19:19:17 +08:00
AngeloJacobo a6982da97d match dic and rtt_nom settings 2024-05-26 20:53:00 +08:00
AngeloJacobo eaa45f01d5 fix error in formal verif 2024-05-26 20:27:53 +08:00
AngeloJacobo 57aebc6eef fixed error in slot calculation 2024-05-25 13:49:48 +08:00
AngeloJacobo 18283f4436 clean verilator lint by making parameters integer (instead of being inferred as real) 2024-05-24 22:43:34 +08:00
AngeloJacobo 88a913f8da clean verilator lint 2024-05-24 21:51:20 +08:00
AngeloJacobo 237752fa3d clean printed details 2024-05-06 17:11:04 +08:00
AngeloJacobo 1d1fd96893 fixed bug when READ_SLOT and WRITE_SLOT is the same 2024-05-05 21:15:02 +08:00
AngeloJacobo 22f6db696c automatically generate CL and CWL value based on ddr3 clock period 2024-05-05 15:21:55 +08:00
AngeloJacobo 81a6ab32f9 removed OPT parameters (no use), and add defines 2024-05-05 13:32:37 +08:00
Angelo Jacobo da8eaa5d91
make internal test shorter during sim 2024-04-21 13:06:19 +08:00
Angelo Jacobo 81865ea2f8
make controller not dependent on chip-select cs_n 2024-04-20 15:03:47 +08:00
Angelo Jacobo 25685e5769
make internal test shorter during simulation 2024-04-20 12:24:49 +08:00
Angelo Jacobo 31f02da699
fixed rtoi error from vivado and add more options for speedbin and capacity 2024-04-20 12:18:04 +08:00
Angelo Jacobo eb5774d518
add more comments 2024-03-28 14:59:56 +08:00
Angelo Jacobo b308e507d1
add more comments 2024-03-28 14:21:16 +08:00
Angelo Jacobo 117a6dbdec
add more comments 2024-03-28 14:19:00 +08:00
Angelo Jacobo 21a35d4c49
add more comments 2024-03-28 14:05:46 +08:00
Angelo Jacobo 94c801990e
add more comments 2024-03-27 20:03:12 +08:00
Angelo Jacobo a0fb015059
add more comments 2024-03-27 18:59:53 +08:00
Angelo Jacobo 4e16cac338
add more comments 2024-03-26 07:43:51 +08:00
Angelo Jacobo 3bafed0015
add more comments 2024-03-25 21:21:01 +08:00
Angelo Jacobo 4f73cf0a7a
add more comments 2024-03-24 15:05:14 +08:00
Angelo Jacobo 775a9ad1fe
add more comments 2024-03-24 13:39:29 +08:00
Angelo Jacobo 4e557d795b
add more comments 2024-03-23 11:48:01 +08:00
Angelo Jacobo 2c560b65ba
add more comments 2024-03-23 11:05:00 +08:00
Angelo Jacobo 910a4d00a3
add more comments 2024-03-23 08:42:22 +08:00
Angelo Jacobo 22bd2f1118
add more comments 2024-03-22 19:50:14 +08:00
Angelo Jacobo cf3bc8c629
added more comments 2024-03-22 18:30:51 +08:00
AngeloJacobo 9a88f5540c fix displayed report 2023-11-26 13:21:15 +08:00
AngeloJacobo 292f94c530 make 2nd wishbone removable via cyc line 2023-11-18 13:34:27 +08:00
AngeloJacobo c514d492f1 changed to picosecond-based instead of nanoseconds 2023-11-14 14:11:40 +08:00
AngeloJacobo 33ec101b79 resolve bug "Conflicting initialization values for \index" 2023-11-11 10:18:15 +08:00
AngeloJacobo 20953ee65f fixed bug when ODELAY is not supported, clean file header and description 2023-11-09 13:25:39 +08:00
AngeloJacobo 8c5c5e30cc now passes internal test calibration on klusterboard 2023-09-15 19:58:12 +08:00
AngeloJacobo 20db6352e2 added write read test after calibration 2023-09-08 17:15:34 +08:00
AngeloJacobo de4fb994b4 add debug lines and update wb2 registers 2023-09-05 20:17:10 +08:00
AngeloJacobo 03a1da2ce7 add calibration when DQS toggles early than DQ 2023-09-05 18:31:10 +08:00
AngeloJacobo 8f3d673e3d fixed bug when issue write calibration has to be repeated 2023-08-22 16:40:44 +08:00
AngeloJacobo 9769a7cfaa pass formal for 8-lane config and pass verilator linting 2023-08-20 11:07:22 +08:00
AngeloJacobo 36c93689e5 redo read/write calibration if data read is wrong 2023-08-17 11:27:23 +08:00