luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
b7c66d7e073566d775ef8b9b902e8931a547e56d
OpenRAM/compiler/tests
T
History
mrg b7c66d7e07 Changes to simplify metal preferred directions and pitches. 
Changes to allow decoder height to be a 2x multiple of bitcell height.
Split of control logic tests.
Fixed track spacing in SRAM and channel router
PEP8 cleanup.
2020-05-10 11:32:45 -07:00
..
configs
Change default nominal corners to false and enable in test config.
2019-11-29 12:08:53 -08:00
golden
Update golden results with new lib syntax
2020-04-22 10:40:04 -07:00
00_code_format_check_test.py
Merge branch 'pep8_cleanup' into dev
2019-06-14 08:47:10 -07:00
01_library_drc_test.py
Fix ignore gds files
2019-12-16 15:39:32 -08:00
02_library_lvs_test.py
Add optional lvs_lib netlists for LVS usage (sp_lib is for simulation)
2020-04-03 13:39:54 -07:00
03_contact_test.py
Add nwell/pwell tap test
2020-02-03 18:41:06 +00:00
03_path_test.py
Clean up and generalize layer rules.
2019-12-17 11:03:36 -08:00
03_ptx_1finger_nmos_test.py
Add source drain contact options to ptx.
2020-03-23 11:36:45 -07:00
03_ptx_1finger_pmos_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
03_ptx_3finger_nmos_test.py
Changes to allow decoder height to be a 2x multiple of bitcell height.
2020-05-10 06:56:22 -07:00
03_ptx_3finger_pmos_test.py
Changes to allow decoder height to be a 2x multiple of bitcell height.
2020-05-10 06:56:22 -07:00
03_ptx_4finger_nmos_test.py
Changes to allow decoder height to be a 2x multiple of bitcell height.
2020-05-10 06:56:22 -07:00
03_ptx_4finger_pmos_test.py
Changes to allow decoder height to be a 2x multiple of bitcell height.
2020-05-10 06:56:22 -07:00
03_ptx_no_contacts_test.py
Changes to allow decoder height to be a 2x multiple of bitcell height.
2020-05-10 06:56:22 -07:00
03_wire_test.py
Cleanup.
2019-12-17 23:07:01 +00:00
04_dummy_pbitcell_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
04_pand2_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
04_pand3_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
04_pbitcell_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
04_pbuf_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
04_pdriver_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
04_pinv_1x_beta_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
04_pinv_1x_test.py
Changes to simplify metal preferred directions and pitches.
2020-05-10 11:32:45 -07:00
04_pinv_2x_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
04_pinv_10x_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
04_pinv_100x_test.py
Changes to allow decoder height to be a 2x multiple of bitcell height.
2020-05-10 06:56:22 -07:00
04_pinvbuf_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
04_pnand2_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
04_pnand3_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
04_pnor2_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
04_precharge_pbitcell_test.py
updated pbitcell test names
2020-04-21 17:20:29 -07:00
04_precharge_test.py
Separate pbitcell tests for precharge
2020-04-01 11:14:50 -07:00
04_pwrite_driver_test.py
Fix permissions on pwrite_driver test
2019-11-20 11:49:39 -08:00
04_replica_pbitcell_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
04_single_level_column_mux_pbitcell_test.py
updated pbitcell test names
2020-04-21 17:20:29 -07:00
04_single_level_column_mux_test.py
Split col mux test
2020-04-20 15:03:32 -07:00
05_bitcell_1rw_1r_array_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
05_bitcell_array_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
05_dummy_array_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
05_pbitcell_array_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
05_replica_bitcell_array_test.py
Add replica bitcell test for 1 port
2019-12-05 01:14:06 +00:00
05_replica_pbitcell_array_test.py
updated pbitcell test names
2020-04-21 17:20:29 -07:00
06_hierarchical_decoder_pbitcell_test.py
updated pbitcell test names
2020-04-21 17:20:29 -07:00
06_hierarchical_decoder_test.py
Changes to simplify metal preferred directions and pitches.
2020-05-10 11:32:45 -07:00
06_hierarchical_predecode2x4_pbitcell_test.py
updated pbitcell test names
2020-04-21 17:20:29 -07:00
06_hierarchical_predecode2x4_test.py
split pbitcell tests
2020-04-17 12:26:18 -07:00
06_hierarchical_predecode3x8_pbitcell_test.py
updated pbitcell test names
2020-04-21 17:20:29 -07:00
06_hierarchical_predecode3x8_test.py
split pbitcell tests
2020-04-17 12:26:18 -07:00
07_single_level_column_mux_array_pbitcell_test.py
updated pbitcell test names
2020-04-21 17:20:29 -07:00
07_single_level_column_mux_array_test.py
split pbitcell tests
2020-04-17 12:26:18 -07:00
08_precharge_array_1rw1r_test.py
Split precharge array to multiport and normal cell
2020-04-01 11:26:31 -07:00
08_precharge_array_test.py
Split precharge array to multiport and normal cell
2020-04-01 11:26:31 -07:00
08_wordline_driver_pbitcell_test.py
updated pbitcell test names
2020-04-21 17:20:29 -07:00
08_wordline_driver_test.py
split pbitcell tests
2020-04-17 12:26:18 -07:00
09_sense_amp_array_test_pbitcell.py
updated pbitcell test names
2020-04-21 17:20:29 -07:00
09_sense_amp_array_test.py
split pbitcell tests
2020-04-17 12:26:18 -07:00
10_write_driver_array_pbitcell_test.py
updated pbitcell test names
2020-04-21 17:20:29 -07:00
10_write_driver_array_test.py
split pbitcell tests
2020-04-17 12:26:18 -07:00
10_write_driver_array_wmask_pbitcell_test.py
updated pbitcell test names
2020-04-21 17:20:29 -07:00
10_write_driver_array_wmask_test.py
split pbitcell tests
2020-04-17 12:26:18 -07:00
10_write_mask_and_array_pbitcell_test.py
updated pbitcell test names
2020-04-21 17:20:29 -07:00
10_write_mask_and_array_test.py
split pbitcell tests
2020-04-17 12:26:18 -07:00
11_dff_array_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
11_dff_buf_array_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
11_dff_buf_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
12_tri_gate_array_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
13_delay_chain_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
14_replica_bitcell_1rw_1r_array_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
14_replica_bitcell_array_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
14_replica_column_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
16_control_logic_multiport_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
16_control_logic_r_test.py
Changes to allow decoder height to be a 2x multiple of bitcell height.
2020-05-10 06:56:22 -07:00
16_control_logic_rw_test.py
Changes to simplify metal preferred directions and pitches.
2020-05-10 11:32:45 -07:00
16_control_logic_w_test.py
Changes to allow decoder height to be a 2x multiple of bitcell height.
2020-05-10 06:56:22 -07:00
18_port_address_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
18_port_data_1rw_1r_test.py
Split col mux test
2020-04-20 15:03:32 -07:00
18_port_data_test.py
Split port data test into single and multi-port.
2020-04-20 14:26:44 -07:00
18_port_data_wmask_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
19_bank_select_pbitcell_test.py
split pbitcell tests
2020-04-17 12:26:18 -07:00
19_bank_select_test.py
split pbitcell tests
2020-04-17 12:26:18 -07:00
19_multi_bank_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
19_pmulti_bank_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
19_psingle_bank_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
19_single_bank_1rw_1r_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
19_single_bank_1w_1r_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
19_single_bank_test.py
Changes to simplify metal preferred directions and pitches.
2020-05-10 11:32:45 -07:00
19_single_bank_wmask_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
20_psram_1bank_2mux_1rw_1w_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
20_psram_1bank_2mux_1rw_1w_wmask_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
20_psram_1bank_2mux_1w_1r_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
20_psram_1bank_2mux_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
20_psram_1bank_4mux_1rw_1r_test.py
Matt sucks skip test
2020-03-06 15:03:31 -08:00
20_sram_1bank_2mux_1rw_1r_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
20_sram_1bank_2mux_1w_1r_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
20_sram_1bank_2mux_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
20_sram_1bank_2mux_wmask_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
20_sram_1bank_4mux_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
20_sram_1bank_8mux_1rw_1r_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
20_sram_1bank_8mux_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
20_sram_1bank_32b_1024_wmask_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
20_sram_1bank_nomux_1rw_1r_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
20_sram_1bank_nomux_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
20_sram_1bank_nomux_wmask_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
20_sram_2bank_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
21_hspice_delay_test.py
Update golden results with new lib syntax
2020-04-22 10:40:04 -07:00
21_hspice_setuphold_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
21_model_delay_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
21_ngspice_delay_test.py
Changes to simplify metal preferred directions and pitches.
2020-05-10 11:32:45 -07:00
21_ngspice_setuphold_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
22_psram_1bank_2mux_func_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
22_psram_1bank_4mux_func_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
22_psram_1bank_8mux_func_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
22_psram_1bank_nomux_func_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
22_sram_1bank_2mux_func_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
22_sram_1bank_4mux_func_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
22_sram_1bank_8mux_func_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
22_sram_1bank_nomux_func_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
22_sram_1rw_1r_1bank_nomux_func_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
22_sram_wmask_1w_1r_func_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
22_sram_wmask_func_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
23_lib_sram_model_corners_test.py
Nominal corner only for sim tests. Netlist only for speed.
2019-11-30 12:48:25 -08:00
23_lib_sram_model_test.py
Nominal corner only for sim tests. Netlist only for speed.
2019-11-30 12:48:25 -08:00
23_lib_sram_prune_test.py
Nominal corner only for sim tests. Netlist only for speed.
2019-11-30 12:48:25 -08:00
23_lib_sram_test.py
Nominal corner only for sim tests. Netlist only for speed.
2019-11-30 12:48:25 -08:00
24_lef_sram_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
25_verilog_sram_test.py
Netlist only in verilog test
2020-04-02 12:43:19 -07:00
26_hspice_pex_pinv_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
26_ngspice_pex_pinv_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
26_pex_test.py
Make unit test configs generic to tech_name
2019-11-17 00:44:31 +00:00
30_openram_back_end_test.py
Remove dynamic bitcell multiple detection.
2020-04-09 11:38:18 -07:00
30_openram_front_end_test.py
Remove dynamic bitcell multiple detection.
2020-04-09 11:38:18 -07:00
regress.py
Merge branch 'pep8_cleanup' into dev
2019-06-14 08:47:10 -07:00
sram_1rw_1r_tb.v
Convert capital names to lower case for consistency
2019-08-21 13:45:34 -07:00
sram_1rw_tb.v
Convert capital names to lower case for consistency
2019-08-21 13:45:34 -07:00
sram_1rw_wmask_tb.v
Convert capital names to lower case for consistency
2019-08-21 13:45:34 -07:00
testutils.py
Update to run LVS when no DRC errors too.
2020-04-17 13:57:52 -07:00