This website requires JavaScript.
Explore
Help
Sign In
luke
/
OpenRAM
Watch
1
Star
0
Fork
0
mirror of
https://github.com/VLSIDA/OpenRAM.git
synced
2026-08-29 09:30:38 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
9ada9a7dfa9362d1b697b79009d6397ee0f31375
OpenRAM
/
compiler
/
sram
T
History
jsowash
980760b724
Add preferred direction to via1, routed between supply lines in wmask AND array, and only uses m3 for channel route with a write mask.
2019-08-21 14:02:57 -07:00
..
sram_1bank.py
Add preferred direction to via1, routed between supply lines in wmask AND array, and only uses m3 for channel route with a write mask.
2019-08-21 14:02:57 -07:00
sram_2bank.py
Merge branch 'pep8_cleanup' into dev
2019-06-14 08:47:10 -07:00
sram_base.py
Created wmask AND array en pin to go through to top layer.
2019-08-14 09:59:40 -07:00
sram_config.py
Additional debug. Smaller psram func tests.
2019-08-05 13:53:14 -07:00
sram.py
Fixed error where word_size was compared to num_words and added write_size to control_logic.py
2019-07-01 15:51:40 -07:00