| .. |
|
base
|
Added corner information for analytical power estimation.
|
2019-03-04 19:27:53 -08:00 |
|
bitcells
|
Added corner information for analytical power estimation.
|
2019-03-04 19:27:53 -08:00 |
|
characterizer
|
Added additions to account for custom delay chains.
|
2019-03-28 17:16:23 -07:00 |
|
datasheet
|
add_db takes commline line argv for path
|
2019-03-06 22:21:05 -08:00 |
|
drc
|
Moving wide metal spacing to routing grid level
|
2018-10-15 09:59:16 -07:00 |
|
example_configs
|
Add auto-detect of custom bitcells
|
2019-02-25 16:10:34 -08:00 |
|
gdsMill
|
Remove non-rectangular error and just skip them.
|
2019-01-30 10:25:01 -08:00 |
|
modules
|
Added corner information for analytical power estimation.
|
2019-03-04 19:27:53 -08:00 |
|
pgates
|
Added additions to account for custom delay chains.
|
2019-03-28 17:16:23 -07:00 |
|
router
|
Check membership of keys without using keys() list
|
2019-01-30 13:02:34 -08:00 |
|
tests
|
Removed bitline measures until hardcoded signal names are made dynamic
|
2019-03-07 12:30:27 -08:00 |
|
verify
|
Fix arguments for none verification
|
2019-02-24 10:49:35 -08:00 |
|
Makefile
|
Clean up Makefile for unit tests
|
2018-12-05 12:58:10 -08:00 |
|
debug.py
|
Add missing / in output path for log
|
2019-02-21 10:23:30 -08:00 |
|
gen_stimulus.py
|
Convert entire OpenRAM to use python3. Works with Python 3.6.
|
2018-05-14 16:15:45 -07:00 |
|
globals.py
|
Fix setup_bitcell to allow user to force override the bitcell.
|
2019-03-03 11:58:41 -08:00 |
|
openram.py
|
complete log file generation
|
2019-01-13 14:34:46 -08:00 |
|
options.py
|
Fixed merge conflicts
|
2019-01-28 22:33:08 -08:00 |
|
run_profile.sh
|
Move inspect into if statement for runtime
|
2019-01-30 08:42:25 -08:00 |
|
sram.py
|
html datasheet no longer dependeds on sram
|
2019-01-16 14:52:01 -08:00 |
|
sram_1bank.py
|
Updated Verilog to have multiport. Added 1rw,1rw/1r Verilog testbench.
|
2019-01-11 14:15:16 -08:00 |
|
sram_2bank.py
|
Cleanup some items with new sram_config. Update unit tests accordingly.
|
2018-09-04 10:47:24 -07:00 |
|
sram_base.py
|
Added linear corner factors in analytical delay model.
|
2019-03-04 00:42:18 -08:00 |
|
sram_config.py
|
Added word per row to sram config with a default arguement to fix test.
|
2019-01-30 11:43:47 -08:00 |
|
sram_factory.py
|
Added some comments to the spice files.
|
2019-01-25 15:00:00 -08:00 |
|
view_profile.py
|
Convert source and target lists to sets for faster contains check.
|
2019-01-30 11:15:47 -08:00 |
97777475b4