This website requires JavaScript.
Explore
Help
Sign In
luke
/
OpenRAM
Watch
1
Star
0
Fork
0
mirror of
https://github.com/VLSIDA/OpenRAM.git
synced
2026-08-29 09:30:38 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
97777475b4fb5a40ec12d5fd0a2398d5f61c9fc8
OpenRAM
/
compiler
/
bitcells
T
History
Hunter Nichols
80a325fe32
Added corner information for analytical power estimation.
2019-03-04 19:27:53 -08:00
..
bitcell_1rw_1r.py
Added corner information for analytical power estimation.
2019-03-04 19:27:53 -08:00
bitcell_1w_1r.py
Added corner information for analytical power estimation.
2019-03-04 19:27:53 -08:00
bitcell.py
Added corner information for analytical power estimation.
2019-03-04 19:27:53 -08:00
pbitcell.py
Added corner information for analytical power estimation.
2019-03-04 19:27:53 -08:00
replica_bitcell_1rw_1r.py
First draft of sram_factory code
2019-01-16 16:15:38 -08:00
replica_bitcell_1w_1r.py
Copy 1rw/1r cell to 1w/1r.
2019-02-24 09:54:45 -08:00
replica_bitcell.py
First draft of sram_factory code
2019-01-16 16:15:38 -08:00
replica_pbitcell.py
First draft of sram_factory code
2019-01-16 16:15:38 -08:00
