OpenRAM/compiler
Matt Guthaus 82833ef8f0 Initial refactor of signal and supply router classes. 2018-08-28 10:43:44 -07:00
..
base Update router to work with pin_layout structure. 2018-08-28 10:43:44 -07:00
characterizer Remove OEB signal since we split DIN/DOUT ports 2018-08-13 14:09:49 -07:00
gdsMill Update router to work with pin_layout structure. 2018-08-28 10:43:44 -07:00
modules Initial refactor of signal and supply router classes. 2018-08-28 10:43:44 -07:00
pgates Finalized separation of netlist/layout creation. 2018-08-27 14:18:32 -07:00
router Initial refactor of signal and supply router classes. 2018-08-28 10:43:44 -07:00
tests Remove extraneous files 2018-08-28 10:43:44 -07:00
verify Update router to work with pin_layout structure. 2018-08-28 10:43:44 -07:00
Makefile Add Makefile for parallel test execution. 2018-01-22 13:39:07 -08:00
debug.py Output debug warnings and errors to stderr. Clean up regress script a bit. 2018-07-11 09:51:28 -07:00
example_config_freepdk45.py Fix num words in example. 2018-02-23 12:17:43 -08:00
example_config_scn3me_subm.py Example config only characterizes a single corner. Remove default name of sram to generate more meaningful name. Begin pre-computed IP library. 2018-02-12 11:22:47 -08:00
gen_stimulus.py Convert entire OpenRAM to use python3. Works with Python 3.6. 2018-05-14 16:15:45 -07:00
globals.py Add sketch for power grid routing code 2018-08-28 10:43:44 -07:00
openram.py Added netlist only configuration option. 2018-08-27 14:33:02 -07:00
options.py Added netlist only configuration option. 2018-08-27 14:33:02 -07:00
sram.py Added netlist only configuration option. 2018-08-27 14:33:02 -07:00
sram_1bank.py Add sketch for power grid routing code 2018-08-28 10:43:44 -07:00
sram_2bank.py Add LVS correspondence points to each bank type 2018-07-18 14:29:04 -07:00
sram_4bank.py Add LVS correspondence points to each bank type 2018-07-18 14:29:04 -07:00
sram_base.py Finalized separation of netlist/layout creation. 2018-08-27 14:18:32 -07:00