| .. |
|
base
|
Clean up new code for add_modules, add_pins and netlist/layouts.
|
2018-08-28 10:24:09 -07:00 |
|
characterizer
|
Remove OEB signal since we split DIN/DOUT ports
|
2018-08-13 14:09:49 -07:00 |
|
gdsMill
|
Convert entire OpenRAM to use python3. Works with Python 3.6.
|
2018-05-14 16:15:45 -07:00 |
|
modules
|
Clean up new code for add_modules, add_pins and netlist/layouts.
|
2018-08-28 10:24:09 -07:00 |
|
pgates
|
Further changes to pbitcell so that it passes unit tests for bitcell_array
|
2018-08-29 15:54:49 -07:00 |
|
router
|
Fix unit tests to be DRC clean.
|
2017-06-07 10:29:53 -07:00 |
|
tests
|
Skip pbitcell tests for now
|
2018-08-28 10:45:50 -07:00 |
|
verify
|
fixed typo that added two '/' characters to path sys command (i.e. from tech//SCN3ME_SUBM.30 to tech/SCN3ME_SUBM.30)
|
2018-08-29 16:01:25 -07:00 |
|
Makefile
|
Add Makefile for parallel test execution.
|
2018-01-22 13:39:07 -08:00 |
|
debug.py
|
Output debug warnings and errors to stderr. Clean up regress script a bit.
|
2018-07-11 09:51:28 -07:00 |
|
example_config_freepdk45.py
|
Clean up new code for add_modules, add_pins and netlist/layouts.
|
2018-08-28 10:24:09 -07:00 |
|
example_config_scn3me_subm.py
|
Clean up new code for add_modules, add_pins and netlist/layouts.
|
2018-08-28 10:24:09 -07:00 |
|
gen_stimulus.py
|
Convert entire OpenRAM to use python3. Works with Python 3.6.
|
2018-05-14 16:15:45 -07:00 |
|
globals.py
|
Add parameters to give preference to DRC/LVS/PEX tools like we do for spice.
|
2018-08-28 13:41:26 -07:00 |
|
openram.py
|
Added netlist only configuration option.
|
2018-08-27 14:33:02 -07:00 |
|
options.py
|
Add parameters to give preference to DRC/LVS/PEX tools like we do for spice.
|
2018-08-28 13:41:26 -07:00 |
|
sram.py
|
Converted all modules to not run create_layout when netlist_only
|
2018-08-27 16:42:48 -07:00 |
|
sram_1bank.py
|
Move place function to instance class rather than hierarchy.
|
2018-08-27 17:25:39 -07:00 |
|
sram_2bank.py
|
Add LVS correspondence points to each bank type
|
2018-07-18 14:29:04 -07:00 |
|
sram_4bank.py
|
Add LVS correspondence points to each bank type
|
2018-07-18 14:29:04 -07:00 |
|
sram_base.py
|
Move place function to instance class rather than hierarchy.
|
2018-08-27 17:25:39 -07:00 |
7ef7c084cd